CN101626001B - 半导体装置及其制造方法 - Google Patents

半导体装置及其制造方法 Download PDF

Info

Publication number
CN101626001B
CN101626001B CN2009101182928A CN200910118292A CN101626001B CN 101626001 B CN101626001 B CN 101626001B CN 2009101182928 A CN2009101182928 A CN 2009101182928A CN 200910118292 A CN200910118292 A CN 200910118292A CN 101626001 B CN101626001 B CN 101626001B
Authority
CN
China
Prior art keywords
semiconductor device
conductive part
interarea
electrode
sealing resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009101182928A
Other languages
English (en)
Other versions
CN101626001A (zh
Inventor
鹿野武敏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN101626001A publication Critical patent/CN101626001A/zh
Application granted granted Critical
Publication of CN101626001B publication Critical patent/CN101626001B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301—Thyristor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape

Abstract

本发明涉及半导体装置及其制造方法。本发明的半导体装置具有半导体芯片(13f)。导电部(11f)设置在主面(MS)上，并且有具有导电性和延展性的材料构成。密封树脂部(15)具有与主面(MS)正对的表面(SF)。电极(12fu)设置在导电部(11f)上，并且在导电部(11f)和表面(SF)之间贯通密封树脂部(15)。由此，提供一种能够小型化的半导体装置。

Description

半导体装置及其制造方法
技术领域
本发明涉及半导体装置，特别是涉及具有半导体芯片和树脂密封部的半导体装置。
背景技术
作为逆变器(inverter)用途的半导体装置，有IGBT(Insulated GateBipolar Transistor，绝缘栅双极晶体管)和续流二极管(Free Wheel Diode)等的通过模塑树脂和绝缘片将多个半导体元件密封的功率模块。例如在日本专利申请公开2006-319084号公报中公开了一种这样的功率模块。
此外，作为被树脂密封的半导体装置的小型化技术，例如有在日本专利申请公开2003-007966号公报中公开的技术。根据该技术，半导体装置具备：散热衬底；配置在散热衬底上的半导体元件；各自的一端与该半导体元件的主电极电连接的多个主电极板；对散热衬底、半导体元件、以及多个主电极板进行树脂密封的树脂封装件。多个主电极板的每一个的另一端在树脂封装件的上表面侧向外部露出。树脂封装件通过模塑成形而整体地形成。
在上述日本专利申请公开2003-007966号公报的技术中，由于半导体芯片表面的电极和主电极板通过引线接合而连接，所以必须确保引线接合所需要的区域，存在半导体装置的进一步小型化困难的问题。此外，为了将主电极从半导体芯片表面正上方的树脂封装件面(上表面侧)取出，需要特殊的模具，存在招致制品成本上升的问题。
发明内容
因此，本发明的目的在于比较廉价地提供一种能够进一步小型化的半导体装置。
本发明的半导体装置具有：半导体芯片；导电部；密封树脂部；电极。半导体芯片具有主面。导电部设置在主面上，并且由具有导电性和延展性的材料构成。密封树脂部具有与主面正对的表面。电极设置在导电部上，并且在导电部和表面之间贯通密封树脂部。
本发明的半导体装置的制造方法，具有以下工序：
首先准备具有主面的半导体芯片。在该主面上，形成由具有导电性和延展性的材料构成的导电部。将形成了该导电部的半导体芯片配置在模具内。模具具有：相对于主面空出间隔而相向的内面；和以按压导电部的方式从内面突起的突起部。通过在模具内填充树脂后除去模具，形成密封树脂部，该密封树脂部具有：与主面正对的表面；和贯通导电部和表面之间的开口部。
根据本发明的半导体装置，
因为能够在半导体芯片的主面上的区域中设置电极，所以能够使半导体装置小型化。
此外因为导电部设置在半导体芯片的主面上，所以在平面设计中除了半导体芯片的区域以外不需要确保用于设置导电部的区域。因此能够进一步使半导体装置小型化。
本发明的上述和其它的目的、特征、方面、以及优点，通过与附图相关地理解的关于本发明的下面的详细的说明就能清楚了。
附图说明
图1是概略地表示本发明的实施方式1的半导体装置的结构的剖面图。
图2是概略地表示本发明的实施方式1的半导体装置的结构的平面图。
图3是与在未图示模塑树脂的情况下的图2对应的图
图4是概略地表示本发明的实施方式1的半导体装置的电路结构的图。
图5是概略地表示本发明的实施方式1的半导体装置的制造方法的第一工序的平面图。
图6～图9是概略地顺序地表示本发明的实施方式1中的半导体装置的制造方法的第一～第四工序的剖面图。
图10是概略地表示比较例的半导体装置的结构的剖面图。
图11是概略地表示本发明的实施方式2的半导体装置的结构的平面图。
图12是沿图11的XII-XII线的剖面图。
图13是概略地表示本发明的实施方式3的半导体装置的结构的剖面图。
具体实施方式
下面，基于附图对本发明的实施方式进行说明。
实施方式1
首先，使用图1～图4对本实施方式的半导体装置的结构进行说明。再有，图2和图3的各自的I-I线表示图1的剖面位置。
参照图1～图3，本实施方式的半导体装置是搭载(内置)了多个功率器件的传递模塑型的功率器件。该半导体装置具有：多个续流二极管13f(半导体芯片)；多个IGBT13i；多个电极接合焊接部11f(导电部)；电极接合焊接部11h；模塑树脂部15(密封树脂部)；主电极管脚12fu、12fn(电极)；主电极管脚12hp；多个引线14；多个外部电极引脚16；多个散热器17；高导热绝缘片40；多个芯片键合焊接部20f；以及多个芯片键合焊接部20i。
续流二极管13f和IGBT13i的每一个是功率器件，具有主面MS(在图3中所示的面)。而且，后述的续流二极管13f的阳极焊盘、和IGBT13i的发射极焊盘和控制焊盘在该主面MS上形成。
电极接合焊接部11f设置在续流二极管13f的主面MS上。此外，电极接合焊接部11h设置在散热器17上。该电极接合焊接部11f、11h由焊料、即具有导电性和延展性(在压力下的可塑性)的材料构成。
模塑树脂部15覆盖续流二极管13f和IGBT13i的各个主面MS。由此，模塑树脂部15具有与主面MS正对的表面SF。模塑树脂部15是含有树脂材料的构件。模塑树脂部15也可以还含有无机材料构成的填充材料。模塑树脂部15的材料优选是适合于传递模塑法的材料。即优选在树脂成形时具有充分流动性的材料。
主电极管脚12fu、12fn是对应于续流二极管13f部的电极，主电极管脚12hp是对应于散热器17部的电极。主电极管脚12fu、12fn设置在电极接合焊接部11f上，并且在电极接合焊接部11f和模塑树脂部15的表面SF之间贯通模塑树脂部15。主电极管脚12hp设置在电极接合焊接部11h上，并且在电极接合焊接部11h和模塑树脂部15的表面SF之间贯通模塑树脂部15。
高导热绝缘片40具有：绝缘体部18和铜箔19。绝缘体部18和铜箔19彼此重叠而整体地形成。绝缘体部18的材料是比模塑树脂部15的材料具有高导热性的绝缘体。该绝缘体例如是含有高导热填料的环氧树脂。铜箔19作为高导热绝缘片40的基材具有保护绝缘体18的作用。再有，代替铜箔19，也能够使用铝等的铜以外的金属构成的箔。
引线14是金属细线，例如由铝构成。
芯片键合焊接部20f和20i分别设置在续流二极管13f和IGBT13i下。
参照图4，一对IGBT13i分别具有发射极端子和集电极端子，作为用于主电流的输入输出的端子的主端子。IGBT13i是进行发射极端子和集电极端子之间的电流通路的开关的半导体开关元件。对应于施加到栅极G的控制信号而进行开关。
一方的IGBT13i的发射极和另一方的IGBT13i的集电极彼此连接，该连接部分对应于半导体装置的输出端子U。此外，该一方的IGBT13i的集电极端子和另一方的IGBT13i的发射极端子分别对应于半导体装置的输入端子P和N。此外在各IGBT13i上反并联地连接有续流二极管13f。通过该结构，以输入端子P的电位变为比输入端子N的电位高的电位的方式对输入端子P和N之间施加直流高电压，在该状态下对各栅极G施加控制信号，由此能够从输出端子U得到对应于控制信号的输出。
参照图1～图4，各IGBT13i具有对应于栅极G的控制焊盘(未图示)。该控制焊盘通过引线14与外部电极引脚16连接。此外各IGBT13i具有为了连接引线14的发射极焊盘(未图示)。此外，各IGBT13i的集电极(背面电极)通过芯片键合焊接部20i与散热器17连接。
各续流二极管13f在一侧(在图3图示的一侧)具有阳极焊盘(未图示)。该阳极焊盘通过引线14与IGBT13i连接。此外，在阳极焊盘上配置有电极接合焊接部11f。此外，各续流二极管13f的另一侧(在图3图示的一侧的相反侧)具有作为阴极的功能，通过芯片键合焊接部20f与散热器17连接。
参照图1～图3，主电极管脚12hp、12fu、12fn从模塑树脂部15的内部起，贯通表面SF向模塑树脂部15的外部突出。此外，主电极管脚12fu、12fn在模塑树脂部15内部与电极接合焊接部11f电连接。此外，主电极管脚12hp在模塑树脂部15内部与电极接合焊接部11h电连接。
散热器17设置在与续流二极管13f和IGBT13i的各自的主面MS的相反的面上。散热器17是由具有高导电性和导热性的材料构成的构件，例如是铜(Cu)制的板状构件(例如厚度3mm)。散热器17具有：作为布线通路的一部分的功能、和通过使从续流二极管13f和IGBT13i发生的热扩散而促进散热的功能。
接着，对本实施方式的半导体装置的制造方法进行说明。
主要参照图5和图6，形成树脂密封而成的结构。具体地，首先，续流二极管13f和IGBT13i，分别经由芯片键合部20f和芯片键合部20i与散热器17接合。具有外部电极引脚16的引脚框21以包围散热器17的方式配置。在续流二极管13f、IGBT13i、外部电极引脚16、和散热器17之间，为了形成图4所示的电路，通过引线14进行引线接合。而且，在散热器17的下表面上设置高导热绝缘片40。此外，在续流二极管13f的主面MS和散热器17的主面MS的每一个上，形成电极接合焊接部11f和电极接合焊接部11h。
参照图7，准备用于传递模塑法的下模具23和上模具24。上模具24具有：位于与电极接合焊接部11f、11h对应的位置上、并且穿通空腔的内面IS的多个贯通孔；插入该多个贯通孔的每一个的按压销(pin)22。按压销22向贯通孔的插入深度能够通过公知的调节器(actuator)(未图示)控制。通过该结构，上模具24以能够从内面IS使按压销22突起的方式构成。
加热下模具23和上模具24。以上模具24的内面IS和续流二极管13f的主面MS空开间隔而相向的方式，下模具23和上模具24夹住引脚框21。从上模具24的内面IS突起的多个按压销22的每一个，以图中箭头的方式向电极接合焊接部11f和电极接合焊接部11h按压。该按压的压力通过上述调节器控制。
参照图8，因为电极接合焊接部11f和电极接合焊接部11h具有延展性，所以通过对按压销22进行按压，在电极接合焊接部11f和电极接合焊接部11h的每一个上形成对应于按压销22的前端形状的凹陷。
以环氧树脂和填料为主成分的粉末或片料，通过加热和加压而熔融，成为粘度低的熔融体15m。该熔融体15m在被填充到空腔后固化。将下模具23和具有按压销的上模具24除去。
主要参照图9，形成了具有表面SF、开口部OPf及OPh的模塑树脂部15。
这样，在形成模塑树脂部15后，如图9的实线箭头所示那样，主电极管脚12hp和主电极管脚12fu、12fn(12fn在图9中未图示)的每一个被插入到开口部OPf和开口部OPh。由此，主电极管脚12fu、12fn(12fn在图9中未图示)和主电极管脚12hp的每一个配置在电极接合焊接部11f的凹陷和电极接合焊接部11h的凹陷之上。接着，主电极管脚12fu、12fn(12fn在图9中未图示)和主电极管脚12hp的每一个与电极接合焊接部11f和电极接合焊接部11h接合。作为接合方法，例如能够使用通过加热的方法、利用超声波的方法、压接法的任一种。
除了成为外部电极引脚16的部分以外的引脚框21通过切断而被除去。而且外部电极引脚16，如图9的虚线箭头所述的方式向表面SF一侧折弯。
通过上述而获得本实施方式的半导体装置。
参照图10，在比较例中，半导体装置具有外部主电极引脚46fu，以代替主电极管脚12f。外部主电极引脚46fu不是从模塑树脂部15的表面SF、而是从位于表面SF的周围的侧面向模塑树脂部15的外部突出。由于该突出，比较例的半导体装置与本实施方式的半导体装置相比，宽度尺寸(图中横方向的尺寸)增大了尺寸dW。
根据本实施方式，如图1所示，因为能够将主电极管脚12fu设置在续流二极管13f的主面MS上的区域，所以能够使半导体装置小型化。
此外，因为电极接合焊接部11f设置在续流二极管13f的主面MS上，所以在平面设计中除了续流二极管13f的区域以外不需要确保用于设置电极接合焊接部11f的区域。因此能够进一步使半导体装置小型化。
此外，电极接合焊接部11f具有延展性。因此，如图8所示，在被按压销22按压时，电极接合焊接部11f对应于该按压而变形，因此能够防止来自按压销22的力破坏续流二极管13f。再有，作为充分兼具延展性和导电性的材料，例如在焊料以外也能够使用导电性树脂。
此外，如图9所示，主电极管脚12fu配置在电极接合焊接部11f的凹陷后被接合。由此，能够更可靠地进行接合。
此外，如图1所示，主电极管脚12fu不经由引线14而与续流二极管13f连接，所以能够削减引线14的所需要的数量。
再有，在本实施方式中，在续流二极管13f的主面MS上设置主电极管脚12fu、12fn，但本发明并不被限定于此。主电极管脚例如也可以设置在IGBT13i的主面MS上。
此外，对一个半导体芯片使用一根(一处)主电极管脚，但对应于流到主电极的电流量，使用多根主电极管脚也可，关于其形状，代替棒状而是板状的也可。
此外，代替在半导体装置上设置主电极管脚12fu、12fn、12fp，也可以使用在该半导体装置连接的外部电路侧设置用于插入开口部OPf和OPh(图9)的每一个的电极的结构。
实施方式2
主要参照图11和图12，本实施方式的半导体装置，代替实施方式1的主电极管脚12fu、12fn、12fp的每一个，具有主电极部42fu、42fn、42hp。主电极部42fu、42fn的每一个具有：管脚部28f、和周围固定部26f。主电极部42hp具有：管脚部28h、和周围固定部26h。周围固定部26f和26h的每一个具有：螺丝孔27f和27h。螺丝孔27f和27h以露出表面SF的方式配置。
此外，周围固定部26f和26h的每一个具有螺母状的形状。由此，周围固定部26f和26h的每一个在模塑树脂部15内，在与螺丝孔27f和27h的延伸方向(图12中的纵方向)交叉的方向(图11的面内方向)上具有突起的角部CR。周围固定部26f和26h的每一个优选具有多处角部CR。例如，如图11所示，周围固定部26f和26h的每一个作为六角形状，具有六个角部CR。
再有，关于上述以外的结构，由于与实施方式1的结构大致相同，对同一或对应的要素赋予同一附图标记，不重复其说明。此外，关于制造方法，除了需要使实施方式1中的按压销22(上模具24)成为与本实施方式中的主电极部42fu、42fn、42hp的形状对应的按压销22以外，大致相同。
根据本实施方式，能够通过对周围固定部26f和26h的每一个的螺丝孔27f和27h的螺丝固定，进行半导体装置和与半导体装置连接的电路的连接。
此外，优选周围固定部26f和26h的每一个具有多处角部CR。由此，能够抑制螺丝固定时的周围固定部26f和26h的空转，并且能够避免这时力量集中而对模塑树脂造成损伤。
实施方式3
参照图13，本实施方式的半导体装置，在露出到表面SF的螺丝孔27f和27h的每一个的周围，具有固定到模塑树脂部15上的树脂部33。树脂部33能够通过涂覆液状树脂后固化而形成。此外，代替涂覆液状树脂，通过对具有与螺丝孔27f、27h对应的贯通孔的盖子(塞子)等进行粘接，也能够形成树脂部33。
再有，关于上述以外的结构，由于与实施方式2的结构大致相同，对同一或对应的要素赋予同一附图标记，不重复其说明。
根据本实施方式，通过树脂部33，在彼此相邻的主电极部42fu和42fn之间，或在彼此相邻的主电极部42fu和42hp之间，能够进一步确保充分的沿面放电距离。再有，沿面放电距离是指沿着在两个导电性部分之间的绝缘物的表面的最短距离。
此外，通过树脂部33，能够固定周围固定部26f和26h。
再有，在上述的实施方式1～3中，使用在续流二极管13f上经由电极接合焊接部11f设置电极的结构，但本发明并不被限定于此，例如也能够使用在IGBT13i上经由电极接合焊接部设置电极的结构。
对本发明详细地进行了说明和表示，但这只是为了举例表示，并不是限定，可以很明确地理解本发明的范围是通过本发明的技术方案所要求的范围来解释的。

Claims (6)

1.一种半导体装置，具备：具有主面的半导体芯片；
设置在所述主面上，并且由具有导电性和延展性的材料构成并且具有凹陷的导电部；
具有与所述主面正对的表面的密封树脂部；以及
设置在所述导电部的所述凹陷上，并且在所述导电部和所述表面之间贯通所述密封树脂部的电极。
2.根据权利要求1所述的半导体装置，所述导电部的材料包含从包括焊料和导电性树脂的组中选择的至少一种。
3.根据权利要求1所述的半导体装置，
所述电极包含：露出到所述表面上的螺丝孔；在所述密封树脂部内在与所述螺丝孔的延伸方向交叉的方向上突起的角部。
4.根据权利要求3所述的半导体装置，还具备：在所述螺丝孔的周围被固定在所述密封树脂部上的固定树脂部。
5.一种半导体装置的制造方法，具备：准备具有主面的半导体芯片的工序；
在所述主面上，形成由具有导电性和延展性的材料构成的导电部的工序；以及
在形成所述导电部的工序之后，在模具内配置所述半导体芯片的工序，
所述模具具有：相对于所述主面空出间隔而相向的内面；和以按压所述导电部的方式从所述内面突起的突起部，
通过所述突起部按压所述导电部，在所述导电部形成凹陷，
该方法还具备：通过在所述模具内填充树脂后除去所述模具，形成密封树脂部的工序，该密封树脂部具有：与所述主面正对的表面；和贯通所述导电部和所述表面之间的开口部。
6.根据权利要求5所述的半导体装置的制造方法，还具备：将贯通所述开口部的电极接合到所述导电部的所述凹陷上的工序。
CN2009101182928A 2008-07-10 2009-03-03 半导体装置及其制造方法 Active CN101626001B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008180154A JP5339800B2 (ja) 2008-07-10 2008-07-10 半導体装置の製造方法
JP2008-180154 2008-07-10
JP2008180154 2008-07-10

Publications (2)

Publication Number Publication Date
CN101626001A CN101626001A (zh) 2010-01-13
CN101626001B true CN101626001B (zh) 2013-03-27

Family

ID=41427399

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009101182928A Active CN101626001B (zh) 2008-07-10 2009-03-03 半导体装置及其制造方法

Country Status (4)

Country Link
US (2) US7855464B2 (zh)
JP (1) JP5339800B2 (zh)
CN (1) CN101626001B (zh)
DE (1) DE102009011233B4 (zh)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006052616A1 (en) 2004-11-03 2006-05-18 Tessera, Inc. Stacked packaging improvements
US8058101B2 (en) 2005-12-23 2011-11-15 Tessera, Inc. Microelectronic packages and methods therefor
US8084301B2 (en) * 2008-09-11 2011-12-27 Sanyo Electric Co., Ltd. Resin sheet, circuit device and method of manufacturing the same
CN102893389B (zh) * 2010-05-12 2015-05-20 丰田自动车株式会社 半导体装置
JP5253455B2 (ja) * 2010-06-01 2013-07-31 三菱電機株式会社 パワー半導体装置
JP5445344B2 (ja) * 2010-06-15 2014-03-19 三菱電機株式会社 電力用半導体装置
KR20120000805A (ko) 2010-06-28 2012-01-04 삼성전자주식회사 반도체 패키지의 몰딩 방법
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
KR101725220B1 (ko) * 2010-12-22 2017-04-10 삼성전자 주식회사 형광체 도포 방법 및 형광체 도포 장치
KR101128063B1 (ko) 2011-05-03 2012-04-23 테세라, 인코포레이티드 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리
JP2014531752A (ja) * 2011-09-11 2014-11-27 クリー インコーポレイテッドＣｒｅｅ Ｉｎｃ． 改善したレイアウトを有するトランジスタを備える高電流密度電力モジュール
US9640617B2 (en) 2011-09-11 2017-05-02 Cree, Inc. High performance power module
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
JP2013149673A (ja) * 2012-01-17 2013-08-01 Denso Corp 電子装置およびその製造方法
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US8372741B1 (en) 2012-02-24 2013-02-12 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
JP6161251B2 (ja) * 2012-10-17 2017-07-12 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US8940630B2 (en) 2013-02-01 2015-01-27 Invensas Corporation Method of making wire bond vias and microelectronic package having wire bond vias
US9136254B2 (en) * 2013-02-01 2015-09-15 Invensas Corporation Microelectronic package having wire bond vias and stiffening layer
TWI570864B (zh) * 2013-02-01 2017-02-11 英帆薩斯公司 具有焊線通孔的微電子封裝、其之製造方法以及用於其之硬化層
CN105103289B (zh) * 2013-05-16 2018-08-24 富士电机株式会社 半导体装置
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
JP6094420B2 (ja) * 2013-08-09 2017-03-15 三菱電機株式会社 半導体装置
JP2015056614A (ja) * 2013-09-13 2015-03-23 株式会社東芝 半導体装置部品および半導体装置
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9263394B2 (en) 2013-11-22 2016-02-16 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
JP6154342B2 (ja) * 2013-12-06 2017-06-28 トヨタ自動車株式会社 半導体装置
US10170409B2 (en) * 2013-12-23 2019-01-01 Intel Corporation Package on package architecture and method for making
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
JP6485235B2 (ja) * 2015-06-10 2019-03-20 富士電機株式会社 半導体装置
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US10043779B2 (en) 2015-11-17 2018-08-07 Invensas Corporation Packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
JP6897056B2 (ja) * 2016-10-20 2021-06-30 富士電機株式会社 半導体装置及び半導体装置製造方法
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
CN110753997A (zh) * 2017-06-21 2020-02-04 三菱电机株式会社 半导体装置、电力转换装置及半导体装置的制造方法
JP6567016B2 (ja) * 2017-11-02 2019-08-28 Ｔｏｗａ株式会社 電子部品パッケージの製造方法
JP6981192B2 (ja) * 2017-11-15 2021-12-15 トヨタ自動車株式会社 半導体装置の製造方法
JP7052426B2 (ja) * 2018-03-02 2022-04-12 富士電機株式会社 半導体装置および半導体装置の製造方法
WO2019171804A1 (ja) * 2018-03-07 2019-09-12 富士電機株式会社 半導体装置
JP2020005402A (ja) * 2018-06-28 2020-01-09 富士電機株式会社 電力変換装置およびパワー半導体モジュール
CN109244015B (zh) * 2018-09-20 2024-03-15 上海科发电子产品有限公司 一种用于多引脚混合集成电路外壳的烧结模具
DE102018133479A1 (de) * 2018-12-21 2020-06-25 Rogers Germany Gmbh Verfahren zur Herstellung eines Elektronikmoduls und Elektronikmodul
DE102019206263B4 (de) * 2019-05-02 2022-06-30 Abb Schweiz Ag Halbleiterbauteil, Kraftfahrzeug und Verfahren zur Herstellung eines Halbleiterbauteils
CN114008771A (zh) * 2019-07-02 2022-02-01 三菱电机株式会社 功率模块及其制造方法
CN110444484B (zh) * 2019-07-31 2021-05-14 天津大学 具有应力缓冲且各向异性导电的铜柱垫块及其制作方法
JP7439485B2 (ja) 2019-12-10 2024-02-28 富士電機株式会社 半導体モジュール
DE102021107074A1 (de) * 2020-05-28 2021-12-02 Fuji Electric Co., Ltd. Halbleitervorrichtung und verfahren zum herstellen desselben
US20230178506A1 (en) * 2020-06-05 2023-06-08 Mitsubishi Electric Corporation Power semiconductor apparatus and method of manufacturing the same, and power conversion apparatus
US11652078B2 (en) * 2021-04-20 2023-05-16 Infineon Technologies Ag High voltage semiconductor package with pin fit leads

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1581474A (zh) * 2003-07-31 2005-02-16 恩益禧电子股份有限公司 无引线型半导体封装及其制造方法
CN1723567A (zh) * 2002-12-09 2006-01-18 先进互连技术有限公司 具有外露的集成电路设备的封装

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62142338A (ja) 1985-12-17 1987-06-25 Shinko Electric Ind Co Ltd 半導体装置用パツケ−ジ
JPS6484650A (en) 1987-09-26 1989-03-29 Nippon Telegraph & Telephone Pin grid array semiconductor device
JPH0787229B2 (ja) 1988-05-06 1995-09-20 三菱電機株式会社 半導体装置
JPH05203522A (ja) * 1992-01-23 1993-08-10 Mitsubishi Electric Corp モールドパッケージ半導体圧力センサおよびその製造方法
JPH08279575A (ja) * 1995-04-10 1996-10-22 Sony Corp 半導体パッケージ
JPH0969603A (ja) * 1995-09-01 1997-03-11 Mitsubishi Electric Corp 電力用半導体装置、その外装ケースとその製造方法
JP3491481B2 (ja) 1996-08-20 2004-01-26 株式会社日立製作所 半導体装置とその製造方法
JP3610749B2 (ja) 1997-12-04 2005-01-19 富士電機デバイステクノロジー株式会社 半導体装置のパッケージおよびその製作方法並びにこれを用いた半導体装置
JP3386360B2 (ja) 1998-01-22 2003-03-17 株式会社三社電機製作所 電力用半導体モジュール
JPH11233671A (ja) * 1998-02-09 1999-08-27 Fuji Electric Co Ltd 半導体装置
JP2000164800A (ja) 1998-11-30 2000-06-16 Mitsubishi Electric Corp 半導体モジュール
JP4334047B2 (ja) * 1999-02-19 2009-09-16 三洋電機株式会社 半導体装置とその製造方法
US6710454B1 (en) * 2000-02-16 2004-03-23 Micron Technology, Inc. Adhesive layer for an electronic apparatus having multiple semiconductor devices
JP4151209B2 (ja) * 2000-08-29 2008-09-17 三菱電機株式会社 電力用半導体装置
JP4540884B2 (ja) 2001-06-19 2010-09-08 三菱電機株式会社 半導体装置
JP3787295B2 (ja) 2001-10-23 2006-06-21 ローム株式会社 半導体装置
JP3864130B2 (ja) 2002-10-10 2006-12-27 三菱電機株式会社 電力用半導体装置
JP2006319084A (ja) 2005-05-12 2006-11-24 Mitsubishi Electric Corp 半導体装置
JP2007235004A (ja) * 2006-03-03 2007-09-13 Mitsubishi Electric Corp 半導体装置
KR101255334B1 (ko) 2006-05-08 2013-04-16 페어차일드코리아반도체 주식회사 저 열저항 파워 모듈 및 그 제조방법
TW200910541A (en) * 2007-08-21 2009-03-01 Advanced Semiconductor Eng Package structure and manufacturing method thereof
JP3140569U (ja) * 2007-09-26 2008-04-03 林金鋒 大電力パワーモジュール

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1723567A (zh) * 2002-12-09 2006-01-18 先进互连技术有限公司 具有外露的集成电路设备的封装
CN1581474A (zh) * 2003-07-31 2005-02-16 恩益禧电子股份有限公司 无引线型半导体封装及其制造方法

Also Published As

Publication number Publication date
JP2010021338A (ja) 2010-01-28
CN101626001A (zh) 2010-01-13
US7855464B2 (en) 2010-12-21
DE102009011233B4 (de) 2013-05-08
DE102009011233A1 (de) 2010-01-21
JP5339800B2 (ja) 2013-11-13
US8183094B2 (en) 2012-05-22
US20100007026A1 (en) 2010-01-14
US20110033986A1 (en) 2011-02-10

Similar Documents

Publication Publication Date Title
CN101626001B (zh) 半导体装置及其制造方法
CN100527411C (zh) 半导体器件
EP2677539B1 (en) Process for manufacture of a semiconductor device
CN101276799B (zh) 半导体装置及其制造方法
US7449370B2 (en) Production process for manufacturing such semiconductor package
CN101253627B (zh) 电路装置及其制造方法
CN102714201B (zh) 半导体封装和方法
CN101174616B (zh) 电路装置
CN101690424B (zh) 电子组件和制造电子组件的方法
JP2005123495A (ja) 半導体装置の製造方法および半導体装置
JP5180722B2 (ja) 半導体装置の製造方法
CN107636828A (zh) 集成的夹具和引线以及制作电路的方法
CN104218007B (zh) 小脚印半导体封装
CN104282634A (zh) 半导体装置
JP4100332B2 (ja) 電子装置およびその製造方法
JP5161688B2 (ja) 半導体装置および半導体モジュール
JP2009200415A (ja) 半導体装置および半導体装置の製造方法
CN205319149U (zh) 半导体封装体
US20050161782A1 (en) Hybrid integrated circuit device and manufacturing method of the same
JP2013143519A (ja) 接続子および樹脂封止型半導体装置
JP2013020997A (ja) 半導体装置の製造方法
JP4258391B2 (ja) 半導体装置
JP2013004848A (ja) 半導体装置およびその製造方法
JP2019110278A (ja) 半導体装置
JP4258411B2 (ja) 半導体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant