CN101546759B - 制造电子模块的方法以及电子模块 - Google Patents
制造电子模块的方法以及电子模块 Download PDFInfo
- Publication number
- CN101546759B CN101546759B CN2009101332126A CN200910133212A CN101546759B CN 101546759 B CN101546759 B CN 101546759B CN 2009101332126 A CN2009101332126 A CN 2009101332126A CN 200910133212 A CN200910133212 A CN 200910133212A CN 101546759 B CN101546759 B CN 101546759B
- Authority
- CN
- China
- Prior art keywords
- layer
- hole
- electronic module
- conductive layer
- insulation material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title abstract description 68
- 238000004519 manufacturing process Methods 0.000 title abstract description 38
- 239000011810 insulating material Substances 0.000 claims abstract description 8
- 239000012774 insulation material Substances 0.000 claims description 26
- 239000000463 material Substances 0.000 claims description 20
- 230000004888 barrier function Effects 0.000 claims description 12
- 239000004020 conductor Substances 0.000 claims description 10
- 239000003822 epoxy resin Substances 0.000 claims description 4
- 229920000647 polyepoxide Polymers 0.000 claims description 4
- 229920000642 polymer Polymers 0.000 claims description 3
- 208000034189 Sclerosis Diseases 0.000 claims description 2
- 239000011521 glass Substances 0.000 claims 1
- 238000004026 adhesive bonding Methods 0.000 abstract description 7
- 239000010410 layer Substances 0.000 description 125
- 239000007767 bonding agent Substances 0.000 description 32
- 238000005516 engineering process Methods 0.000 description 26
- 239000010949 copper Substances 0.000 description 12
- 229910052802 copper Inorganic materials 0.000 description 11
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 10
- 238000009434 installation Methods 0.000 description 10
- 238000012545 processing Methods 0.000 description 10
- 230000008901 benefit Effects 0.000 description 8
- 230000008569 process Effects 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000003466 welding Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000005611 electricity Effects 0.000 description 3
- 239000000945 filler Substances 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 239000011148 porous material Substances 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004080 punching Methods 0.000 description 2
- LENZDBCJOHFCAS-UHFFFAOYSA-N tris Chemical compound OCC(N)(CO)CO LENZDBCJOHFCAS-UHFFFAOYSA-N 0.000 description 2
- 229910007162 SnPd Inorganic materials 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- 239000004411 aluminium Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 150000001879 copper Chemical class 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000016507 interphase Effects 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920000728 polyester Polymers 0.000 description 1
- 239000013047 polymeric layer Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000007921 spray Substances 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/188—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or attaching to a structure having a conductive layer, e.g. a metal foil, such that the terminals of the component are connected to or adjacent to the conductive layer before embedding, and by using the conductive layer, which is patterned after embedding, at least partially for connecting the component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8312—Aligning
- H01L2224/83121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/83132—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors using marks formed outside the semiconductor or solid-state body, i.e. "off-chip"
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
Abstract
Description
Claims (6)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FI20030493 | 2003-04-01 | ||
FI20030493A FI115601B (fi) | 2003-04-01 | 2003-04-01 | Menetelmä elektroniikkamoduulin valmistamiseksi ja elektroniikkamoduuli |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004800093496A Division CN100556233C (zh) | 2003-04-01 | 2004-03-31 | 制造电子模块的方法以及电子模块 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101546759A CN101546759A (zh) | 2009-09-30 |
CN101546759B true CN101546759B (zh) | 2011-07-06 |
Family
ID=8565909
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004800093496A Expired - Lifetime CN100556233C (zh) | 2003-04-01 | 2004-03-31 | 制造电子模块的方法以及电子模块 |
CN2009101332126A Expired - Lifetime CN101546759B (zh) | 2003-04-01 | 2004-03-31 | 制造电子模块的方法以及电子模块 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004800093496A Expired - Lifetime CN100556233C (zh) | 2003-04-01 | 2004-03-31 | 制造电子模块的方法以及电子模块 |
Country Status (12)
Country | Link |
---|---|
US (2) | US7663215B2 (zh) |
EP (1) | EP1609339B1 (zh) |
JP (1) | JP4205749B2 (zh) |
KR (1) | KR100687976B1 (zh) |
CN (2) | CN100556233C (zh) |
AT (1) | ATE531242T1 (zh) |
BR (1) | BRPI0408964B1 (zh) |
CA (1) | CA2520992C (zh) |
FI (1) | FI115601B (zh) |
HK (1) | HK1089328A1 (zh) |
MX (1) | MXPA05010527A (zh) |
WO (1) | WO2004089048A1 (zh) |
Families Citing this family (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8704359B2 (en) | 2003-04-01 | 2014-04-22 | Ge Embedded Electronics Oy | Method for manufacturing an electronic module and an electronic module |
FI20031341A (fi) | 2003-09-18 | 2005-03-19 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
FI20040592A (fi) | 2004-04-27 | 2005-10-28 | Imbera Electronics Oy | Lämmön johtaminen upotetusta komponentista |
FI20041680A (fi) | 2004-04-27 | 2005-10-28 | Imbera Electronics Oy | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
US7441329B2 (en) * | 2004-06-07 | 2008-10-28 | Subtron Technology Co. Ltd. | Fabrication process circuit board with embedded passive component |
FI117814B (fi) * | 2004-06-15 | 2007-02-28 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
FI117812B (fi) * | 2004-08-05 | 2007-02-28 | Imbera Electronics Oy | Komponentin sisältävän kerroksen valmistaminen |
US8487194B2 (en) * | 2004-08-05 | 2013-07-16 | Imbera Electronics Oy | Circuit board including an embedded component |
FI20041525A (fi) * | 2004-11-26 | 2006-03-17 | Imbera Electronics Oy | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
FI117369B (fi) * | 2004-11-26 | 2006-09-15 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
FI122128B (fi) * | 2005-06-16 | 2011-08-31 | Imbera Electronics Oy | Menetelmä piirilevyrakenteen valmistamiseksi |
FI119714B (fi) * | 2005-06-16 | 2009-02-13 | Imbera Electronics Oy | Piirilevyrakenne ja menetelmä piirilevyrakenteen valmistamiseksi |
JP2008544512A (ja) | 2005-06-16 | 2008-12-04 | イムベラ エレクトロニクス オサケユキチュア | 回路基板構造体およびその製造方法 |
FI20060256L (fi) | 2006-03-17 | 2006-03-20 | Imbera Electronics Oy | Piirilevyn valmistaminen ja komponentin sisältävä piirilevy |
KR20080058987A (ko) * | 2006-12-23 | 2008-06-26 | 엘지이노텍 주식회사 | 반도체 패키지 및 그 제조방법 |
WO2008078899A1 (en) * | 2006-12-23 | 2008-07-03 | Lg Innotek Co., Ltd | Semiconductor package and manufacturing method thereof |
US20080192446A1 (en) | 2007-02-09 | 2008-08-14 | Johannes Hankofer | Protection For Circuit Boards |
US8522051B2 (en) * | 2007-05-07 | 2013-08-27 | Infineon Technologies Ag | Protection for circuit boards |
KR20100016327A (ko) * | 2007-05-08 | 2010-02-12 | 오컴 포트폴리오 엘엘씨 | 무솔더 전자 어셈블리 및 그 제조 방법 |
US7926173B2 (en) | 2007-07-05 | 2011-04-19 | Occam Portfolio Llc | Method of making a circuit assembly |
CN101690434B (zh) * | 2007-06-26 | 2011-08-17 | 株式会社村田制作所 | 元器件内置基板的制造方法 |
US20090035454A1 (en) * | 2007-07-31 | 2009-02-05 | Occam Portfolio Llc | Assembly of Encapsulated Electronic Components to a Printed Circuit Board |
US8300425B2 (en) * | 2007-07-31 | 2012-10-30 | Occam Portfolio Llc | Electronic assemblies without solder having overlapping components |
US8024858B2 (en) | 2008-02-14 | 2011-09-27 | Ibiden Co., Ltd. | Method of manufacturing printed wiring board with built-in electronic component |
US7935893B2 (en) | 2008-02-14 | 2011-05-03 | Ibiden Co., Ltd. | Method of manufacturing printed wiring board with built-in electronic component |
JP2009218545A (ja) | 2008-03-12 | 2009-09-24 | Ibiden Co Ltd | 多層プリント配線板及びその製造方法 |
JP2009231818A (ja) | 2008-03-21 | 2009-10-08 | Ibiden Co Ltd | 多層プリント配線板及びその製造方法 |
US8264085B2 (en) | 2008-05-05 | 2012-09-11 | Infineon Technologies Ag | Semiconductor device package interconnections |
JPWO2009147936A1 (ja) | 2008-06-02 | 2011-10-27 | イビデン株式会社 | 多層プリント配線板の製造方法 |
KR100997793B1 (ko) | 2008-09-01 | 2010-12-02 | 주식회사 하이닉스반도체 | 반도체 패키지 및 이의 제조 방법 |
KR101013994B1 (ko) | 2008-10-15 | 2011-02-14 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR101048515B1 (ko) * | 2008-10-15 | 2011-07-12 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
DE102008043122A1 (de) * | 2008-10-23 | 2010-04-29 | Robert Bosch Gmbh | Elektrische Schaltungsanordnung sowie Verfahren zum Herstellen einer elektrischen Schaltungsanordnung |
JP5833926B2 (ja) * | 2008-10-30 | 2015-12-16 | アーテー・ウント・エス・オーストリア・テヒノロギー・ウント・ジュステームテッヒニク・アクチェンゲゼルシャフトAt & S Austria Technologie & Systemtechnik Aktiengesellschaft | 電子構成部品をプリント回路基板に組み込むための方法 |
KR20100048610A (ko) * | 2008-10-31 | 2010-05-11 | 삼성전자주식회사 | 반도체 패키지 및 그 형성 방법 |
KR100999539B1 (ko) | 2008-11-04 | 2010-12-08 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
KR100986831B1 (ko) | 2008-11-07 | 2010-10-12 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR100972051B1 (ko) | 2008-11-07 | 2010-07-23 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR101047484B1 (ko) * | 2008-11-07 | 2011-07-08 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
KR100972050B1 (ko) | 2008-11-07 | 2010-07-23 | 삼성전기주식회사 | 전자 소자 내장 인쇄회로기판 및 그 제조 방법 |
JP5161732B2 (ja) * | 2008-11-11 | 2013-03-13 | 新光電気工業株式会社 | 半導体装置の製造方法 |
US8124449B2 (en) | 2008-12-02 | 2012-02-28 | Infineon Technologies Ag | Device including a semiconductor chip and metal foils |
FI122216B (fi) | 2009-01-05 | 2011-10-14 | Imbera Electronics Oy | Rigid-flex moduuli |
FI20095110A0 (fi) | 2009-02-06 | 2009-02-06 | Imbera Electronics Oy | Elektroniikkamoduuli, jossa on EMI-suoja |
KR101084910B1 (ko) * | 2009-10-12 | 2011-11-17 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 및 그 제조방법 |
KR101104210B1 (ko) * | 2010-03-05 | 2012-01-10 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
US8735735B2 (en) | 2010-07-23 | 2014-05-27 | Ge Embedded Electronics Oy | Electronic module with embedded jumper conductor |
KR101075645B1 (ko) * | 2010-08-18 | 2011-10-21 | 삼성전기주식회사 | 임베디드 회로기판의 제조 방법 |
AT13055U1 (de) * | 2011-01-26 | 2013-05-15 | Austria Tech & System Tech | Verfahren zur integration eines elektronischen bauteils in eine leiterplatte oder ein leiterplatten-zwischenprodukt sowie leiterplatte oder leiterplatten-zwischenprodukt |
US8923008B2 (en) | 2011-03-08 | 2014-12-30 | Ibiden Co., Ltd. | Circuit board and method for manufacturing circuit board |
WO2012164719A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
WO2012164720A1 (ja) * | 2011-06-02 | 2012-12-06 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
KR101216414B1 (ko) | 2011-06-30 | 2012-12-28 | 아페리오(주) | 인쇄회로기판의 제조방법 |
JP2013211519A (ja) * | 2012-02-29 | 2013-10-10 | Ngk Spark Plug Co Ltd | 多層配線基板の製造方法 |
US8860202B2 (en) * | 2012-08-29 | 2014-10-14 | Macronix International Co., Ltd. | Chip stack structure and manufacturing method thereof |
WO2014041628A1 (ja) * | 2012-09-12 | 2014-03-20 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
US20150041993A1 (en) * | 2013-08-06 | 2015-02-12 | Infineon Technologies Ag | Method for manufacturing a chip arrangement, and a chip arrangement |
US9941229B2 (en) | 2013-10-31 | 2018-04-10 | Infineon Technologies Ag | Device including semiconductor chips and method for producing such device |
US10219384B2 (en) | 2013-11-27 | 2019-02-26 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Circuit board structure |
AT515101B1 (de) | 2013-12-12 | 2015-06-15 | Austria Tech & System Tech | Verfahren zum Einbetten einer Komponente in eine Leiterplatte |
US11523520B2 (en) * | 2014-02-27 | 2022-12-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
GB2524791B (en) * | 2014-04-02 | 2018-10-03 | At & S Austria Tech & Systemtechnik Ag | Placement of component in circuit board intermediate product by flowable adhesive layer on carrier substrate |
KR101630435B1 (ko) * | 2014-04-21 | 2016-06-15 | 주식회사 심텍 | 임베디드 인쇄회로기판 및 그 제조 방법 |
KR101640751B1 (ko) | 2014-09-05 | 2016-07-20 | 대덕전자 주식회사 | 인쇄회로기판 및 제조방법 |
US9721799B2 (en) | 2014-11-07 | 2017-08-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with reduced via hole width and reduced pad patch and manufacturing method thereof |
US10079156B2 (en) | 2014-11-07 | 2018-09-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor package including dielectric layers defining via holes extending to component pads |
US9420695B2 (en) | 2014-11-19 | 2016-08-16 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and semiconductor process |
US9426891B2 (en) * | 2014-11-21 | 2016-08-23 | Advanced Semiconductor Engineering, Inc. | Circuit board with embedded passive component and manufacturing method thereof |
DE102015214219A1 (de) * | 2015-07-28 | 2017-02-02 | Osram Opto Semiconductors Gmbh | Verfahren zur Herstellung eines Bauelements und ein Bauelement |
DE102016219116A1 (de) * | 2016-09-30 | 2018-04-05 | Robert Bosch Gmbh | Verfahren zum Herstellen einer elektronischen Baugruppe und elektronische Baugruppe, insbesondere für ein Getriebesteuermodul |
WO2018116799A1 (ja) | 2016-12-21 | 2018-06-28 | 株式会社村田製作所 | 電子部品内蔵基板の製造方法、電子部品内蔵基板、電子部品装置及び通信モジュール |
US10057989B1 (en) * | 2017-04-10 | 2018-08-21 | Tactotek Oy | Multilayer structure and related method of manufacture for electronics |
TWI771610B (zh) * | 2019-09-02 | 2022-07-21 | 矽品精密工業股份有限公司 | 電子封裝件及其承載結構與製法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4246595A (en) * | 1977-03-08 | 1981-01-20 | Matsushita Electric Industrial Co., Ltd. | Electronics circuit device and method of making the same |
US5306670A (en) * | 1993-02-09 | 1994-04-26 | Texas Instruments Incorporated | Multi-chip integrated circuit module and method for fabrication thereof |
CN1300180A (zh) * | 1999-11-24 | 2001-06-20 | 欧姆龙株式会社 | 芯片安装、电路板、数据载体及制造方法和电子元件组件 |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3248385A1 (de) * | 1982-12-28 | 1984-06-28 | GAO Gesellschaft für Automation und Organisation mbH, 8000 München | Ausweiskarte mit integriertem schaltkreis |
JPS6079770U (ja) | 1983-11-07 | 1985-06-03 | 関西日本電気株式会社 | 積層型ハイブリツドic |
FR2599893B1 (fr) * | 1986-05-23 | 1996-08-02 | Ricoh Kk | Procede de montage d'un module electronique sur un substrat et carte a circuit integre |
JPH0744320B2 (ja) * | 1989-10-20 | 1995-05-15 | 松下電器産業株式会社 | 樹脂回路基板及びその製造方法 |
US5355102A (en) * | 1990-04-05 | 1994-10-11 | General Electric Company | HDI impedance matched microwave circuit assembly |
JP3094481B2 (ja) | 1991-03-13 | 2000-10-03 | 松下電器産業株式会社 | 電子回路装置とその製造方法 |
US5353498A (en) * | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
US5353195A (en) * | 1993-07-09 | 1994-10-04 | General Electric Company | Integral power and ground structure for multi-chip modules |
US5552633A (en) * | 1995-06-06 | 1996-09-03 | Martin Marietta Corporation | Three-dimensional multimodule HDI arrays with heat spreading |
JP2830812B2 (ja) * | 1995-12-27 | 1998-12-02 | 日本電気株式会社 | 多層プリント配線板の製造方法 |
CN100435605C (zh) * | 1996-12-19 | 2008-11-19 | 揖斐电株式会社 | 印刷布线板 |
JPH10223800A (ja) * | 1997-02-12 | 1998-08-21 | Shinko Electric Ind Co Ltd | 半導体パッケージの製造方法 |
US6038133A (en) * | 1997-11-25 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module and method for producing the same |
JP2000311229A (ja) | 1999-04-27 | 2000-11-07 | Hitachi Ltd | Icカード及びその製造方法 |
JP2001053447A (ja) | 1999-08-05 | 2001-02-23 | Iwaki Denshi Kk | 部品内蔵型多層配線基板およびその製造方法 |
DE19940480C2 (de) * | 1999-08-26 | 2001-06-13 | Orga Kartensysteme Gmbh | Leiterbahnträgerschicht zur Einlaminierung in eine Chipkarte, Chipkarte mit einer Leiterbahnträgerschicht und Verfahren zur Herstellung einer Chipkarte |
US6284564B1 (en) * | 1999-09-20 | 2001-09-04 | Lockheed Martin Corp. | HDI chip attachment method for reduced processing |
US6271469B1 (en) * | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
US6154366A (en) * | 1999-11-23 | 2000-11-28 | Intel Corporation | Structures and processes for fabricating moisture resistant chip-on-flex packages |
US6475877B1 (en) * | 1999-12-22 | 2002-11-05 | General Electric Company | Method for aligning die to interconnect metal on flex substrate |
US6396148B1 (en) * | 2000-02-10 | 2002-05-28 | Epic Technologies, Inc. | Electroless metal connection structures and methods |
US6713859B1 (en) * | 2000-09-13 | 2004-03-30 | Intel Corporation | Direct build-up layer on an encapsulated die package having a moisture barrier structure |
US6489185B1 (en) * | 2000-09-13 | 2002-12-03 | Intel Corporation | Protective film for the fabrication of direct build-up layers on an encapsulated die package |
US6876072B1 (en) | 2000-10-13 | 2005-04-05 | Bridge Semiconductor Corporation | Semiconductor chip assembly with chip in substrate cavity |
TW511405B (en) * | 2000-12-27 | 2002-11-21 | Matsushita Electric Ind Co Ltd | Device built-in module and manufacturing method thereof |
JP2003037205A (ja) | 2001-07-23 | 2003-02-07 | Sony Corp | Icチップ内蔵多層基板及びその製造方法 |
FI115285B (fi) * | 2002-01-31 | 2005-03-31 | Imbera Electronics Oy | Menetelmä komponentin upottamiseksi alustaan ja kontaktin muodostamiseksi |
US6701614B2 (en) * | 2002-02-15 | 2004-03-09 | Advanced Semiconductor Engineering Inc. | Method for making a build-up package of a semiconductor |
JP2003249763A (ja) * | 2002-02-25 | 2003-09-05 | Fujitsu Ltd | 多層配線基板及びその製造方法 |
WO2003083543A1 (fr) * | 2002-04-01 | 2003-10-09 | Ibiden Co., Ltd. | Substrat support de puce a circuit integre, procede de fabrication de substrat support de puce a circuit integre, dispositif de communication optique et procede de fabrication de dispositif de communication optique |
US6876082B2 (en) * | 2002-08-08 | 2005-04-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Refractory metal nitride barrier layer with gradient nitrogen concentration |
FI20031341A (fi) * | 2003-09-18 | 2005-03-19 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi |
JP2006216711A (ja) * | 2005-02-02 | 2006-08-17 | Ibiden Co Ltd | 多層プリント配線板 |
-
2003
- 2003-04-01 FI FI20030493A patent/FI115601B/fi active IP Right Grant
-
2004
- 2004-03-31 US US10/550,023 patent/US7663215B2/en active Active
- 2004-03-31 CA CA2520992A patent/CA2520992C/en not_active Expired - Lifetime
- 2004-03-31 AT AT04724626T patent/ATE531242T1/de not_active IP Right Cessation
- 2004-03-31 CN CNB2004800093496A patent/CN100556233C/zh not_active Expired - Lifetime
- 2004-03-31 MX MXPA05010527A patent/MXPA05010527A/es active IP Right Grant
- 2004-03-31 CN CN2009101332126A patent/CN101546759B/zh not_active Expired - Lifetime
- 2004-03-31 WO PCT/FI2004/000195 patent/WO2004089048A1/en active Application Filing
- 2004-03-31 JP JP2006505627A patent/JP4205749B2/ja not_active Expired - Lifetime
- 2004-03-31 KR KR1020057018362A patent/KR100687976B1/ko active IP Right Grant
- 2004-03-31 EP EP04724626A patent/EP1609339B1/en not_active Expired - Lifetime
- 2004-03-31 BR BRPI0408964A patent/BRPI0408964B1/pt active IP Right Grant
-
2006
- 2006-08-29 HK HK06109596.3A patent/HK1089328A1/xx not_active IP Right Cessation
-
2009
- 2009-11-16 US US12/619,350 patent/US8034658B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4246595A (en) * | 1977-03-08 | 1981-01-20 | Matsushita Electric Industrial Co., Ltd. | Electronics circuit device and method of making the same |
US5306670A (en) * | 1993-02-09 | 1994-04-26 | Texas Instruments Incorporated | Multi-chip integrated circuit module and method for fabrication thereof |
CN1300180A (zh) * | 1999-11-24 | 2001-06-20 | 欧姆龙株式会社 | 芯片安装、电路板、数据载体及制造方法和电子元件组件 |
Also Published As
Publication number | Publication date |
---|---|
FI20030493A (fi) | 2004-10-02 |
BRPI0408964B1 (pt) | 2017-05-09 |
WO2004089048A1 (en) | 2004-10-14 |
ATE531242T1 (de) | 2011-11-15 |
KR100687976B1 (ko) | 2007-02-27 |
JP2006523375A (ja) | 2006-10-12 |
EP1609339A1 (en) | 2005-12-28 |
BRPI0408964A (pt) | 2006-04-04 |
CN100556233C (zh) | 2009-10-28 |
FI115601B (fi) | 2005-05-31 |
CA2520992A1 (en) | 2004-10-14 |
CN1771767A (zh) | 2006-05-10 |
EP1609339B1 (en) | 2011-10-26 |
US20060278967A1 (en) | 2006-12-14 |
US8034658B2 (en) | 2011-10-11 |
HK1089328A1 (en) | 2006-11-24 |
MXPA05010527A (es) | 2006-03-10 |
CN101546759A (zh) | 2009-09-30 |
KR20060005348A (ko) | 2006-01-17 |
US20100062568A1 (en) | 2010-03-11 |
US7663215B2 (en) | 2010-02-16 |
JP4205749B2 (ja) | 2009-01-07 |
FI20030493A0 (fi) | 2003-04-01 |
CA2520992C (en) | 2013-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101546759B (zh) | 制造电子模块的方法以及电子模块 | |
CN101027948B (zh) | 电子模块及其制造方法 | |
CN101065843B (zh) | 制造电子模块的方法 | |
CN101199242B (zh) | 电路板结构的制造方法和电路板结构 | |
CN101010994B (zh) | 制造电子模块的方法 | |
US8811019B2 (en) | Electronic device, method for producing the same, and printed circuit board comprising electronic device | |
CN100561696C (zh) | 嵌埋半导体芯片的结构及其制法 | |
JP2007535156A (ja) | 埋込み構成要素からの熱伝導 | |
CN102612252A (zh) | 印刷线路板 | |
CN105789058A (zh) | 中介层嵌置于加强层中的线路板及其制作方法 | |
CN101911847A (zh) | 多层配线基板的制造方法 | |
JPH02152245A (ja) | 多数の回路要素を取り付けうる両面回路板 | |
KR20050108362A (ko) | 전자 모듈 및 전자 모듈 제조 방법 | |
US8322596B2 (en) | Wiring substrate manufacturing method | |
CN105789173A (zh) | 整合中介层及双布线结构的线路板及其制作方法 | |
JP2001298273A (ja) | 電子部品内蔵実装基板及びそれを用いた半導体パッケージ | |
KR101061801B1 (ko) | 칩 내장형 다층 인쇄회로기판 및 그 제조방법 | |
TWI625080B (zh) | 具有隔離件及橋接件之線路板及其製法 | |
EP2705736B1 (en) | The printed circuit board and the method for manufacturing the same | |
JP3884179B2 (ja) | 半導体装置及びその製造方法 | |
CN1560911B (zh) | 电路载板的制造方法 | |
CN101578929A (zh) | 印刷线路板及其制造方法 | |
US8222723B2 (en) | Electric module having a conductive pattern layer | |
CN114793386B (zh) | 电路板的制作方法及电路板 | |
EP4095898A1 (en) | Thermally improved pcb for semiconductor power die connected by via technique and assembly using such pcb |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: Helsinki Patentee after: GE Embedded Electronics OY Address before: Espoo, Finland Patentee before: IMBERA ELECTRONICS OY |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200903 Address after: Virginia Patentee after: Imberatec Co.,Ltd. Address before: Helsinki Patentee before: GE Embedded Electronics OY |
|
CX01 | Expiry of patent term |
Granted publication date: 20110706 |