CN101064270B - 半导体器件的制造方法 - Google Patents
半导体器件的制造方法 Download PDFInfo
- Publication number
- CN101064270B CN101064270B CN2006101625941A CN200610162594A CN101064270B CN 101064270 B CN101064270 B CN 101064270B CN 2006101625941 A CN2006101625941 A CN 2006101625941A CN 200610162594 A CN200610162594 A CN 200610162594A CN 101064270 B CN101064270 B CN 101064270B
- Authority
- CN
- China
- Prior art keywords
- distribution
- semiconductor device
- manufacture method
- semiconductor
- semiconductor wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05569—Disposition the external layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
Abstract
本发明提供提高具有球状导电端子的BGA型半导体器件成品率和可靠性的制造方法。该方法在形成了第一配线(3)的半导体晶片(1a)表面通过树脂(5a)粘接第一玻璃衬底(4)。在半导体晶片(1a)的背面通过树脂(5b)粘接第二玻璃衬底(6)。对第一玻璃衬底(4)的一部分进行刻蚀,形成V字形槽(VG)。之后,形成与第一配线(3)连接并在第二玻璃衬底(6)的表面上延伸的第二配线(8)。再通过喷涂在第二配线8上形成由有机树脂构成的保护膜(9)、以及形成用于在保护膜(9)上设置开口部(K)的抗蚀剂层R)。之后使用保护膜(9)作为焊料掩模、通过丝网印刷形成导电端子(10)。此外,也可以在第二玻璃衬底(6)上通过喷涂形成缓冲部件(7)。
Description
本申请是三洋电机株式会社于2003年10月30日提交的名称为“半导体器件的制造方法”、申请号为200310115678.6的发明专利申请的分案申请。
技术领域
本发明涉及具有球状导电端子的BGA(球栅阵列)型的半导体器件的制造方法。
背景技术
近年来,作为三维安装技术、又名新的封装技术,CSP(芯片尺寸封装件)倍受瞩目。所谓的CSP是外形尺寸与半导体芯片大致相同的小型封装件。
作为一种现有的CSP,BGA型半导体器件是已知的。这种BGA型半导体器件在封装件的一个主表面上以格状设置由焊料等金属材料构成的多个球状导电端子,用电连接在封装件的另一面上安装的半导体芯片。
因此,当将这种BGA型半导体器件安装到电子设备中时,在印刷衬底上的配线图形上压接各个导电端子,并电连接半导体芯片和在印刷衬底上安装的外部电路。
这种BGA型半导体器件与具有向侧部突出的引线管脚的SOP(小外廓封装件)和QFP(方形扁平封装件)等其它CSP型半导体器件相比具有可设有多个导电端子、并且能小型化的优点。这种BGA型半导体器件具有例如作为在移动电话上承载的数字照相机图像传感器芯片的用途。
图11示出了现有BGA型半导体器件的示意构成图,其中图11(A)是这种BGA型半导体器件的表面侧的立体图。而图11(B)是这种BGA型半导体器件的背面侧的立体图。
这种BGA型半导体器件101中,在第一和第二玻璃衬底102和103之间通过插入环氧树脂105a、105b而封装半导体芯片104。在第二玻璃衬底103的一个主表面上,即BGA型半导体器件101的背面上按照格子状设置多个导电端子106。通过第二配线110这些导电端子106连接半导体芯片104。多个第二配线110分别与从半导体芯片104的内部引出的铝配线连接,实现了各个导电端子106与半导体芯片104的电连接。
下面参照图12更详细地说明这种BGA型半导体器件101的横截面结构。图12示出了沿着切割线切割成个个芯片的BGA型半导体器件101的截面图。
在半导体芯片104的表面上设置的绝缘膜108上设置第一配线107。这个半导体芯片104利用树脂105a与第一玻璃衬底102连接。而且,这个半导体芯片104的背面用树脂105b与第二玻璃衬底103连接。
然后,第一配线107的一端与第二配线110连接。该第二配线110从第一配线107的一端延伸到第二玻璃衬底103的表面上。而且,在第二玻璃衬底103上延伸的第二配线上形成球状导电端子106。
上述现有技术例如在以下专利文献中记载。
文献1:特许公报2002-512436号公报。
在上述BGA型半导体器件101中,在上述切割工序之前使用有机树脂,在有V字形槽VG的半导体器件表面上形成保护膜111(参照图13)。作为形成这种保护膜111的方法,采用在使半导体芯片104的背面侧向上,使热固化有机树脂从上方向滴下,使半导体晶片本身旋转,从而利用离心力在第二配线110的表面上形成保护膜111。
但是,如图13(A)所示,这种方法在切割线(图中虚线)的V字形槽VG的底部积存不必要厚度的该热固化有机树脂。这是因为有机树脂具有粘性膏的性质。为此,当对保护膜111进行加热处理然后热固化时,在V字形槽VG上积存的有机树脂比覆盖半导体器件101的其它部分的有机树脂收缩得更大。结果是,产生比V字形槽VG更大的收缩,半导体晶片存在弯曲的问题(产生向图13(B)的箭头所示方向的弯曲)。
具有这种弯曲的半导体晶片将妨碍后面的制造工序。特别是在使用掩蔽上述保护膜111的网目印刷形成导电端子106的工序,与印刷位置吻合的精度差,产生BGA型半导体器件101的成品率和可靠性等问题。
发明内容
本发明是鉴于上述缺陷的设计,消除了在BGA型半导体器件101的制造工序中产生的半导体晶片弯曲,提高了半导体器件的可靠性。
本发明的半导体器件的制造方法,其特征在于,包括以下工序:在形成第一配线的半导体晶片表面侧贴合支撑衬底的工序;通过进行从所述半导体晶片背面的蚀刻而形成槽,并部分露出所述第一配线的工序;连接所述第一配线的露出部分,在所述半导体晶片的背面侧形成延伸的第二配线的工序;在所述第二配线上通过喷涂形成保护膜的工序。
本发明的另一个半导体器件的制造方法,其特征在于,包括以下工序:在表面侧准备形成第一配线的半导体晶片,通过进行从所述半导体的背面的蚀刻而形成槽,并部分露出所述第一配线的工序;连接所述第一配线的露出部分,在所述半导体晶片的背面侧形成延伸的第二配线的工序;在所述第二配线上通过喷涂形成保护膜的工序。
本发明通过喷涂形成了用于吸收施加在导电端子上的力的缓冲部件或保护膜,或者在保护膜上设置开口部的抗蚀剂层,因此该膜厚度均匀,可防止半导体晶片弯曲。这样,在之后进行的网目印刷中,与形成导电端子的位置的吻合精度高,可提高BGA型半导体器件的成品率和可靠性。
按照本发明,在形成缓冲部件或保护膜或抗蚀剂层的各层时,由于使用将成膜材料以雾状颗粒喷出的喷涂法,因此上述各层形成均匀的厚度。在焙烧保护膜和抗蚀剂层时,由于抑制了保护膜和抗蚀剂层局部的大收缩,可以防止半导体晶片弯曲。由此,采用网目印刷,提高了成为半导体晶片平坦性的问题的工艺的精度,并提高了BGA型半导体器件的成品率和可靠性等。
附图说明
图1是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图2是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图3是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图4A、4B是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图5是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图6是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图7是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图8是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图9是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图10A、10B是表示根据本发明实施例的半导体器件的制造方法的剖视图;
图11A、11B是表示现有技术的半导体器件的制造方法的立体图;
图12是表示现有技术的半导体器件的制造方法的剖视图;
图13A、13B是表示现有技术的半导体器件的制造方法的剖视图。
具体实施方式
下面参照附图介绍有关实施本发明的最佳形式(以下简称为实施例)的半导体器件的制造方法。图1到6是说明有关本实施例的半导体器件的制造方法的剖视图。
首先,如图1所示,制备具有多个半导体芯片1的半导体晶片1a。这些半导体芯片1,例如是CCD的图像传感器用芯片,是通过半导体的晶片加工形成的。在半导体晶片1a上形成绝缘膜2,利用溅射法在这个绝缘膜上形成约1μm厚的以铝或铜为主要成分的一对第一配线3。
一对第一配线3相对地形成在每个用于切断半导体芯片1的边界线S(称为切割线或划线)的两侧。此外,也可以以跨过边界线S方式形成第一配线3后再进行形成一对第一配线3的切断。
在此,一对第一配线3成为从半导体芯片1的键合焊盘扩张到边界线S的焊盘。即是,一对第一配线3成为外部连接焊盘,并电连接半导体芯片1的图中未示出的电路。
然后,如图2所示,在形成了第一配线3的半导体晶片1a的表面上,用由透明环氧树脂材料形成的树脂5a作为粘合剂粘接膜厚约为200μm的第一玻璃衬底4。之后,反向研磨半导体晶片1a直到芯片厚度约为100μm之后,从这个背面一侧沿着边界线S对该半导体晶片1a进行干刻蚀,露出绝缘膜2。通过这个干刻蚀,将半导体晶片1a分成多个半导体芯片1,这些半导体芯片1由作为支撑衬底的第一玻璃衬底4支撑,并整体上呈现一个半导体晶片1a的形式。
然后,如图3所示,使用作为粘接剂的树脂5b在半导体芯片1的背面侧粘接厚度约为100μm并作为支撑衬底的第二玻璃衬底6。
然后,如图4(A)所示,最好在第二玻璃衬底6的平坦部的规定位置形成由具有柔软性感光有机膜形成的缓冲部件7。这个缓冲部件7可以吸收对下述导电端子10施加的力,可以防止玻璃衬底破裂等。另外,上述缓冲部件7也可以由感光有机膜以外的具有柔软性的材料构成。
这个缓冲部件7是使用如下方法在第二玻璃衬底6的表面上形成的(以下简称为“喷涂”):通过图中未示出的喷涂法向第二玻璃衬底6的表面喷射成膜材料(例如液体状感光性有机膜材料),进行涂覆。
在此,上述喷涂如下进行:例如对液体状感光性有机膜材料施加压力,从细喷嘴向第二玻璃衬底6的表面上喷射所述材料,使感光性有机膜材料形成雾状微粒。如果制备与喷涂相关的结构,可以利用手动控制或自动控制。
然后,在第二玻璃衬底6上除去已经形成均匀厚度的缓冲部件7的不要的部分(上述规定位置以外的部位)。
如果使用这种喷涂,缓冲部件7可形成均匀厚度。因此,在缓冲部件7的上方形成下述导电端子10时,在规定形成位置以及高度形成导电端子10。因此,可以使施加于导电端子10的力均匀,并可防止由应力引起的玻璃衬底破裂或变形等。
之后,从半导体芯片1的背面沿着边界线S进行开槽。这个开槽工序是从半导体芯片1的背面侧使用锯状等工具例如刀片进行切削处理。因此,这个开槽工序从第二玻璃衬底6到第一玻璃衬底4进行到切割第一玻璃衬底4的一部分,在开槽表面上露出第一配线3的侧端部。通过这个开槽,沿着边界线S形成了V字形槽VG。此时,由于通过该开槽存在该露出面被污染的情况,所以根据需要通过干刻蚀等清洗露出面。
在上述实施例,由喷涂形成缓冲部件后,还有开槽工序。但也不限于此,也可以在开槽工序后由喷涂形成缓冲部件。
此时,除具有可以将上述缓冲部件形成均一厚度的效果,还由于缓冲部件7含有V字型的槽VG形成为均一的厚度,在V字型的槽VG不能厚厚地滞留,所以可将感光性有机膜材料的使用量控制在很少的程度。另外,由于如上所述地感光性有机膜材料不能在V字型槽VG厚厚地滞留而形成为均一的厚度,所以使半导体晶片1a不产生弯曲。
然后,如图4(B)所示,形成膜厚约为3μm的以铝或铜作为主体的金属层,以便覆盖前述第二玻璃衬底6以及通过开槽形成的V字形槽VG。之后,利用规定的配线图形对金属层进行构图,形成电连接露出第一配线3的侧端部的第二配线8。形成该第二配线8之后,在这个表面上形成图中未示出的Ni(镍)、Au(金)的镀层。该第二配线8在半导体芯片1的背面的第二玻璃衬底6的表面上延伸。在第二玻璃衬底6的表面上延伸的第二配线8上形成下述导电端子10。
之后,如图5所示,在第二配线8上形成保护膜9。保护膜9在后面的网目印刷工序中用作掩蔽焊料。这个保护膜9通过图中未示出的喷涂,在该图中的箭头方向,即向形成第二配线8的表面上喷涂例如环氧树脂类的有机树脂,从而形成在第二配线8的表面上。
在此,上述喷涂如下进行:例如对液体状有机树脂施加压力,从细喷嘴向形成了第二配线8的表面上喷射所述液体状材料,使有机树脂形成雾状颗粒。如果制备与喷涂有关结构可以利用手动控制或自动控制。
由于使用该喷涂,保护膜9形成了包含V字形槽VG的均匀厚度,不会在V字形槽VG上积存厚的保护膜,所以可将有机树脂的使用量抑制到极少量。
在有机树脂是热固性树脂的情况下,喷涂保护膜9之后,在设定温度下加热进行焙烧,使保护膜9热固化。这时,由于不会在V字形槽VG上积存厚的保护膜9,形成均匀的厚度,所以不会像现有技术那样使半导体晶片1a发生弯曲。而且,该保护膜9也可以用抗蚀材料形成。
然后,在第二玻璃衬底6上方的设定保护膜9的位置上,为了形成下述导电端子10,形成露出第二配线8的开口部K。在具有缓冲部件7的情况下,该开口部K形成在与缓冲部件7相对应的位置上。开口部K是使用抗蚀剂层R形成的,如下所示。
如图6所示,在该图中箭头所示方向,即向形成了保护膜9的表面上喷射例如液体状抗蚀材料,在保护膜9的表面上形成抗蚀剂层R。利用喷涂形成抗蚀剂层R是利用图中未示出的喷涂进行的。
这里,上述喷涂是如此进行:对例如液体状抗蚀材料施加压力,从细喷嘴向保护膜9上喷射,形成雾状的抗蚀材料颗粒。如果制备与喷涂有关部件可以通过手动控制或自动控制。
由于该喷涂,抗蚀剂层R形成为包括V字形槽VG的均匀厚度,不会在V字形槽VG上积存厚的保护膜,所以可使抗蚀材料的使用量抑制到极少量。
此外,在抗蚀材料为热固化树脂的情况下,喷涂抗蚀剂层R之后,在设定温度加热进行焙烧,使抗蚀剂层R热固化。此时,不会在V字形槽VG上积存厚的抗蚀剂层R,而是形成均匀厚度,所以不会像现有技术那样发生半导体晶片1a弯曲的问题。
然后,如图7所示,在抗蚀剂层R中,使用图中未示出的掩模通过曝光和显影除去对应缓冲部件7的部分。之后,如图8所示,用除去上述部分的抗蚀剂层R作掩摸,通过刻蚀等除去露出第二配线8的保护膜9的一部分,形成开口部K。之后,如图9中所示除去所有的抗蚀剂层R。
随后,如图10(A)所示,用有开口部K的保护膜9作掩模,进行网目印刷,在该开口部K露出的第二配线8上形成由焊锡等金属形成的导电端子10。在有缓冲部件7的情况下,导电端子10设置在对应缓冲部件7的位置上。
此时,与现有技术相比,由于抑制了半导体晶片1a弯曲,所以可以高精度地进行网目印刷。即,通过网目印刷,可以提高存在半导体晶片平坦性问题的工序的精度,提高了BGA型半导体器件的成品率和可靠性。
然后,进行此后的重复工序。由此,导电端子10成为球状。
然后,如图10(B)所示,沿着边界线S进行切割,分割成多个半导体芯片1。这样,就完成了BGA型半导体器件。
在上述实施例中,为了形成开口部K,通过喷涂在保护膜9上形成抗蚀剂层R,但本发明不限于此。即是,在构图时可使用抗蚀剂层作为掩模部件的各个工序中,都可以使用喷涂形成抗蚀剂层。
在上述实施例中,为了保证可靠性,在第一半导体晶片1a上粘接第一玻璃衬底4、第二玻璃衬底6,但是为了使工序简略,也可以省略第二玻璃衬底6。这种情况下,在图2的工序中,反向研磨之后,从这个背面侧沿着边界线S对半导体晶片1a进行刻蚀形成槽,露出第一配线3。这个该刻蚀形成抗蚀剂层,而这个抗蚀剂层是通过喷涂向半导体晶片1a的背面上涂覆抗蚀材料形成的。
然后,在芯片背面上形成缓冲部件7的情况下,通过喷涂在半导体晶片1a的背面上形成缓冲部件7。此外,在半导体晶片1a(半导体芯片1)的背面上形成第二配线8,之后通过喷涂在第二配线8上形成保护膜9。
此外,在上述实施例中,本发明适用于在半导体芯片的背面上有导电端子的BGA型半导体器件,但是本发明不限于此,在半导体芯片的背面上没有导电端子的LGA(Land Grid Array)型半导体器件也适用于本发明。即是,也可以构成在第二配线8的表面上形成保护膜9,在这个保护膜9的开口部K上没有形成导电端子10形式的半导体器件。
Claims (7)
1.一种半导体器件的制造方法,其特征在于,包括以下工序:
在形成第一配线的半导体晶片表面侧贴合支撑衬底的工序;
通过进行从所述半导体晶片背面的蚀刻而形成槽,并部分露出所述第一配线的工序;
连接所述第一配线的露出部分,在所述半导体晶片的背面侧形成延伸的第二配线的工序;
在所述第二配线上通过将成膜材料以雾状颗粒喷出而进行涂覆的喷涂法形成保护膜的工序。
2.根据权利要求1的半导体器件的制造方法,其特征在于,所述保护膜由有机树脂构成。
3.根据权利要求2的半导体器件的制造方法,其特征在于,所述有机树脂是抗蚀树脂或环氧树脂。
4.根据权利要求2的半导体器件的制造方法,其特征在于,所述有机树脂具有热固性。
5.根据权利要求1的半导体器件的制造方法,其特征在于,在半导体器件的制造工序中,以在所述槽内的用于形成所述第二配线的金属层上以及所述保护膜上涂覆的抗蚀层作为构图时的掩模材料时,通过喷涂雾状微粒来涂覆该抗蚀层。
6.根据权利要求1的半导体器件的制造方法,其特征在于,在所述半导体晶片的表面侧贴合支撑衬底的工序是采用粘接剂进行贴合。
7.根据权利要求1的半导体器件的制造方法,其特征在于,通过沿着所述槽的中心部切割所述半导体晶片,而分割各个半导体芯片。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002315418 | 2002-10-30 | ||
JP315418/02 | 2002-10-30 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2003101156786A Division CN1296981C (zh) | 2002-10-30 | 2003-10-30 | 半导体器件的制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101064270A CN101064270A (zh) | 2007-10-31 |
CN101064270B true CN101064270B (zh) | 2011-12-07 |
Family
ID=32089519
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2003101156786A Expired - Fee Related CN1296981C (zh) | 2002-10-30 | 2003-10-30 | 半导体器件的制造方法 |
CN2006101625941A Expired - Fee Related CN101064270B (zh) | 2002-10-30 | 2003-10-30 | 半导体器件的制造方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2003101156786A Expired - Fee Related CN1296981C (zh) | 2002-10-30 | 2003-10-30 | 半导体器件的制造方法 |
Country Status (6)
Country | Link |
---|---|
US (2) | US7101735B2 (zh) |
EP (1) | EP1416529B8 (zh) |
JP (1) | JP5258807B2 (zh) |
CN (2) | CN1296981C (zh) |
DE (1) | DE60321873D1 (zh) |
TW (1) | TWI227550B (zh) |
Families Citing this family (87)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI232560B (en) * | 2002-04-23 | 2005-05-11 | Sanyo Electric Co | Semiconductor device and its manufacture |
SG111069A1 (en) * | 2002-06-18 | 2005-05-30 | Micron Technology Inc | Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods |
TWI229435B (en) * | 2002-06-18 | 2005-03-11 | Sanyo Electric Co | Manufacture of semiconductor device |
TWI227550B (en) * | 2002-10-30 | 2005-02-01 | Sanyo Electric Co | Semiconductor device manufacturing method |
JP4401066B2 (ja) * | 2002-11-19 | 2010-01-20 | 三洋電機株式会社 | 半導体集積装置及びその製造方法 |
JP4130158B2 (ja) | 2003-06-09 | 2008-08-06 | 三洋電機株式会社 | 半導体装置の製造方法、半導体装置 |
EP1482553A3 (en) * | 2003-05-26 | 2007-03-28 | Sanyo Electric Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP4401181B2 (ja) | 2003-08-06 | 2010-01-20 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
SG120123A1 (en) * | 2003-09-30 | 2006-03-28 | Micron Technology Inc | Castellated chip-scale packages and methods for fabricating the same |
US7183137B2 (en) * | 2003-12-01 | 2007-02-27 | Taiwan Semiconductor Manufacturing Company | Method for dicing semiconductor wafers |
JP4850392B2 (ja) * | 2004-02-17 | 2012-01-11 | 三洋電機株式会社 | 半導体装置の製造方法 |
JP4525117B2 (ja) * | 2004-03-12 | 2010-08-18 | ルネサスエレクトロニクス株式会社 | トレイ |
US7215018B2 (en) | 2004-04-13 | 2007-05-08 | Vertical Circuits, Inc. | Stacked die BGA or LGA component assembly |
TWI231535B (en) * | 2004-05-26 | 2005-04-21 | Advanced Semiconductor Eng | Photoelectric device grinding process and device grinding process |
JP4322181B2 (ja) * | 2004-07-29 | 2009-08-26 | 三洋電機株式会社 | 半導体装置の製造方法 |
TWI267183B (en) | 2004-09-29 | 2006-11-21 | Sanyo Electric Co | Semiconductor device and manufacturing method of the same |
TWI303864B (en) * | 2004-10-26 | 2008-12-01 | Sanyo Electric Co | Semiconductor device and method for making the same |
JP4443379B2 (ja) * | 2004-10-26 | 2010-03-31 | 三洋電機株式会社 | 半導体装置の製造方法 |
JP4873517B2 (ja) * | 2004-10-28 | 2012-02-08 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置及びその製造方法 |
US7485967B2 (en) * | 2005-03-10 | 2009-02-03 | Sanyo Electric Co., Ltd. | Semiconductor device with via hole for electric connection |
JP2006278610A (ja) * | 2005-03-29 | 2006-10-12 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
JP2007012995A (ja) * | 2005-07-01 | 2007-01-18 | Toshiba Corp | 超小型カメラモジュール及びその製造方法 |
KR100629498B1 (ko) * | 2005-07-15 | 2006-09-28 | 삼성전자주식회사 | 마이크로 패키지, 멀티―스택 마이크로 패키지 및 이들의제조방법 |
JP4487875B2 (ja) * | 2005-07-20 | 2010-06-23 | セイコーエプソン株式会社 | 電子基板の製造方法及び電気光学装置の製造方法並びに電子機器の製造方法 |
TWI324800B (en) * | 2005-12-28 | 2010-05-11 | Sanyo Electric Co | Method for manufacturing semiconductor device |
KR100649769B1 (ko) * | 2005-12-28 | 2006-11-27 | 삼성전기주식회사 | 반도체 발광 다이오드 및 그 제조 방법 |
TW200737506A (en) * | 2006-03-07 | 2007-10-01 | Sanyo Electric Co | Semiconductor device and manufacturing method of the same |
JP2008003577A (ja) * | 2006-05-25 | 2008-01-10 | Canon Inc | 画像表示装置の製造方法および分断方法 |
JP2008010659A (ja) * | 2006-06-29 | 2008-01-17 | Disco Abrasive Syst Ltd | ビアホールの加工方法 |
JP5258567B2 (ja) * | 2006-08-11 | 2013-08-07 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | 半導体装置及びその製造方法 |
US8513789B2 (en) * | 2006-10-10 | 2013-08-20 | Tessera, Inc. | Edge connect wafer level stacking with leads extending along edges |
KR100769722B1 (ko) * | 2006-10-10 | 2007-10-24 | 삼성전기주식회사 | 이미지센서의 웨이퍼 레벨 칩 스케일 패키지 및 그제조방법 |
US7829438B2 (en) | 2006-10-10 | 2010-11-09 | Tessera, Inc. | Edge connect wafer level stacking |
US7901989B2 (en) | 2006-10-10 | 2011-03-08 | Tessera, Inc. | Reconstituted wafer level stacking |
US7759166B2 (en) * | 2006-10-17 | 2010-07-20 | Tessera, Inc. | Microelectronic packages fabricated at the wafer level and methods therefor |
JP5010247B2 (ja) * | 2006-11-20 | 2012-08-29 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置及びその製造方法 |
US7468544B2 (en) * | 2006-12-07 | 2008-12-23 | Advanced Chip Engineering Technology Inc. | Structure and process for WL-CSP with metal cover |
US7952195B2 (en) | 2006-12-28 | 2011-05-31 | Tessera, Inc. | Stacked packages with bridging traces |
US7569409B2 (en) * | 2007-01-04 | 2009-08-04 | Visera Technologies Company Limited | Isolation structures for CMOS image sensor chip scale packages |
US7566944B2 (en) * | 2007-01-11 | 2009-07-28 | Visera Technologies Company Limited | Package structure for optoelectronic device and fabrication method thereof |
TWI341584B (en) * | 2007-02-26 | 2011-05-01 | Siliconware Precision Industries Co Ltd | Sensor-type semiconductor package and manufacturing method thereof |
JP2008294405A (ja) * | 2007-04-25 | 2008-12-04 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
US8723332B2 (en) | 2007-06-11 | 2014-05-13 | Invensas Corporation | Electrically interconnected stacked die assemblies |
KR20100029126A (ko) * | 2007-06-15 | 2010-03-15 | 나노그램 코포레이션 | 무기물 포일의 반응성 유동 증착 및 합성 |
US7595220B2 (en) * | 2007-06-29 | 2009-09-29 | Visera Technologies Company Limited | Image sensor package and fabrication method thereof |
JP2009021462A (ja) * | 2007-07-13 | 2009-01-29 | Disco Abrasive Syst Ltd | ウェーハの加工方法 |
WO2009017758A2 (en) | 2007-07-27 | 2009-02-05 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions |
JP5645662B2 (ja) | 2007-08-03 | 2014-12-24 | テッセラ,インコーポレイテッド | 積層型マイクロエレクトロニクスアセンブリを製造する方法及び積層型マイクロエレクトロニクスユニット |
US8043895B2 (en) | 2007-08-09 | 2011-10-25 | Tessera, Inc. | Method of fabricating stacked assembly including plurality of stacked microelectronic elements |
US8704379B2 (en) | 2007-09-10 | 2014-04-22 | Invensas Corporation | Semiconductor die mount by conformal die coating |
JP4348454B2 (ja) * | 2007-11-08 | 2009-10-21 | 三菱重工業株式会社 | デバイスおよびデバイス製造方法 |
EP2075840B1 (en) * | 2007-12-28 | 2014-08-27 | Semiconductor Energy Laboratory Co., Ltd. | Method for dicing a wafer with semiconductor elements formed thereon and corresponding device |
JP5437626B2 (ja) * | 2007-12-28 | 2014-03-12 | 株式会社半導体エネルギー研究所 | 半導体装置及び半導体装置の作製方法 |
JP5317712B2 (ja) * | 2008-01-22 | 2013-10-16 | 株式会社半導体エネルギー研究所 | 半導体装置及び半導体装置の作製方法 |
JP5376961B2 (ja) * | 2008-02-01 | 2013-12-25 | 株式会社半導体エネルギー研究所 | 半導体装置 |
KR101554761B1 (ko) | 2008-03-12 | 2015-09-21 | 인벤사스 코포레이션 | 지지부에 실장되는 전기적으로 인터커넥트된 다이 조립체 |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
US7863159B2 (en) | 2008-06-19 | 2011-01-04 | Vertical Circuits, Inc. | Semiconductor die separation method |
US8680662B2 (en) | 2008-06-16 | 2014-03-25 | Tessera, Inc. | Wafer level edge stacking |
JP2010027741A (ja) * | 2008-07-16 | 2010-02-04 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
JP2010103300A (ja) * | 2008-10-23 | 2010-05-06 | Sanyo Electric Co Ltd | 半導体装置及びその製造方法 |
US8466542B2 (en) | 2009-03-13 | 2013-06-18 | Tessera, Inc. | Stacked microelectronic assemblies having vias extending through bond pads |
JP5963671B2 (ja) | 2009-06-26 | 2016-08-03 | インヴェンサス・コーポレーション | ジグザクの構成でスタックされたダイに関する電気的相互接続 |
US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process |
TWI544604B (zh) | 2009-11-04 | 2016-08-01 | 英維瑟斯公司 | 具有降低應力電互連的堆疊晶粒總成 |
US8952519B2 (en) * | 2010-01-13 | 2015-02-10 | Chia-Sheng Lin | Chip package and fabrication method thereof |
US8432032B2 (en) * | 2010-01-13 | 2013-04-30 | Chia-Sheng Lin | Chip package and fabrication method thereof |
US8482105B2 (en) * | 2010-01-29 | 2013-07-09 | Headway Technologies, Inc. | Semiconductor substrate, laminated chip package, semiconductor plate and method of manufacturing the same |
US8236613B2 (en) * | 2010-05-24 | 2012-08-07 | Alpha & Omega Semiconductor Inc. | Wafer level chip scale package method using clip array |
US8970006B2 (en) * | 2010-06-15 | 2015-03-03 | Stmicroelectronics S.R.L. | Vertical conductive connections in semiconductor substrates |
US8722514B2 (en) * | 2011-01-17 | 2014-05-13 | Infineon Technologies Ag | Semiconductor devices having insulating substrates and methods of formation thereof |
DE102011112659B4 (de) * | 2011-09-06 | 2022-01-27 | Vishay Semiconductor Gmbh | Oberflächenmontierbares elektronisches Bauelement |
US8735262B2 (en) | 2011-10-24 | 2014-05-27 | Infineon Technologies Ag | Semiconductor device having a through contact and a manufacturing method therefor |
DE102012223904A1 (de) * | 2012-10-05 | 2014-04-10 | Continental Automotive Gmbh | Verfahren zum Herstellen eines elektronischen Hochstrom-Schaltkreises mittels Gasspritz-Technologie und Abdichten mit isolierendem Polymer |
JP6254765B2 (ja) * | 2013-03-22 | 2017-12-27 | 新電元工業株式会社 | メサ型半導体素子及びその製造方法 |
TWI525673B (zh) * | 2013-10-08 | 2016-03-11 | 精材科技股份有限公司 | 晶圓級晶片封裝體的製造方法 |
US20160141280A1 (en) * | 2014-11-14 | 2016-05-19 | Omnivision Technologies, Inc. | Device-Embedded Image Sensor, And Wafer-Level Method For Fabricating Same |
JP2017010962A (ja) * | 2015-06-16 | 2017-01-12 | 株式会社東芝 | デバイス基板およびデバイス基板の製造方法並びに半導体装置の製造方法 |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
US10868061B2 (en) * | 2018-08-13 | 2020-12-15 | Semiconductor Components Industries, Llc | Packaging structure for a sensor having a sealing layer |
US11137559B2 (en) | 2019-04-22 | 2021-10-05 | Xintec Inc. | Optical chip package and method for forming the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6051489A (en) * | 1997-05-13 | 2000-04-18 | Chipscale, Inc. | Electronic component package with posts on the active side of the substrate |
US6221751B1 (en) * | 1997-01-24 | 2001-04-24 | Chipscale, Inc. | Wafer fabrication of die-bottom contacts for electronic devices |
CN1354499A (zh) * | 2000-11-17 | 2002-06-19 | 矽品精密工业股份有限公司 | 集成电路封装单元分割方法 |
US6420211B1 (en) * | 1999-01-11 | 2002-07-16 | Gemplus | Method for protecting an integrated circuit chip |
CN1296981C (zh) * | 2002-10-30 | 2007-01-24 | 三洋电机株式会社 | 半导体器件的制造方法 |
Family Cites Families (115)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1933731C3 (de) * | 1968-07-05 | 1982-03-25 | Honeywell Information Systems Italia S.p.A., Caluso, Torino | Verfahren zum Herstellen einer integrierten Halbleiterschaltung |
GB1285708A (en) * | 1968-10-28 | 1972-08-16 | Lucas Industries Ltd | Semi-conductor devices |
US3648131A (en) * | 1969-11-07 | 1972-03-07 | Ibm | Hourglass-shaped conductive connection through semiconductor structures |
US4179794A (en) * | 1975-07-23 | 1979-12-25 | Nippon Gakki Seizo Kabushiki Kaisha | Process of manufacturing semiconductor devices |
US4954875A (en) * | 1986-07-17 | 1990-09-04 | Laser Dynamics, Inc. | Semiconductor wafer array with electrically conductive compliant material |
US4978639A (en) | 1989-01-10 | 1990-12-18 | Avantek, Inc. | Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips |
JPH0482215A (ja) | 1990-07-25 | 1992-03-16 | Sumitomo Electric Ind Ltd | ランプアニール装置 |
US5229647A (en) * | 1991-03-27 | 1993-07-20 | Micron Technology, Inc. | High density data storage using stacked wafers |
US5927993A (en) * | 1992-02-03 | 1999-07-27 | Motorola, Inc. | Backside processing method |
US5350662A (en) * | 1992-03-26 | 1994-09-27 | Hughes Aircraft Company | Maskless process for forming refractory metal layer in via holes of GaAs chips |
US5476819A (en) * | 1993-07-26 | 1995-12-19 | Litton Systems, Inc. | Substrate anchor for undercut silicon on insulator microstructures |
TW270213B (zh) * | 1993-12-08 | 1996-02-11 | Matsushita Electric Ind Co Ltd | |
JPH08186151A (ja) * | 1994-12-29 | 1996-07-16 | Sony Corp | 半導体装置及びその製造方法 |
US5682062A (en) * | 1995-06-05 | 1997-10-28 | Harris Corporation | System for interconnecting stacked integrated circuits |
US5648684A (en) * | 1995-07-26 | 1997-07-15 | International Business Machines Corporation | Endcap chip with conductive, monolithic L-connect for multichip stack |
US5904546A (en) | 1996-02-12 | 1999-05-18 | Micron Technology, Inc. | Method and apparatus for dicing semiconductor wafers |
KR100410812B1 (ko) | 1996-06-25 | 2004-04-01 | 주식회사 하이닉스반도체 | 반도체장치의제조방법 |
US6027958A (en) * | 1996-07-11 | 2000-02-22 | Kopin Corporation | Transferred flexible integrated circuit |
DE19636744C2 (de) | 1996-09-10 | 1998-09-17 | Siemens Ag | Verfahren zum Übertragen von Daten in einem hybriden Telekommunikationssystem, insbesondere einem "ISDN - DECT-spezifischen RLL/WLL"-System |
WO1998013862A1 (fr) * | 1996-09-24 | 1998-04-02 | Mitsubishi Denki Kabushiki Kaisha | Dispositif a semi-conducteur et son procede de fabrication |
US5691245A (en) * | 1996-10-28 | 1997-11-25 | He Holdings, Inc. | Methods of forming two-sided HDMI interconnect structures |
EP2270845A3 (en) * | 1996-10-29 | 2013-04-03 | Invensas Corporation | Integrated circuits and methods for their fabrication |
US6054760A (en) * | 1996-12-23 | 2000-04-25 | Scb Technologies Inc. | Surface-connectable semiconductor bridge elements and devices including the same |
JPH10242084A (ja) * | 1997-02-24 | 1998-09-11 | Lintec Corp | ウェハ貼着用粘着シートおよび電子部品の製造方法 |
JP3286553B2 (ja) | 1997-03-17 | 2002-05-27 | 株式会社村上開明堂 | 防眩インナーミラー |
JP3011233B2 (ja) * | 1997-05-02 | 2000-02-21 | 日本電気株式会社 | 半導体パッケージ及びその半導体実装構造 |
JP3335575B2 (ja) * | 1997-06-06 | 2002-10-21 | 松下電器産業株式会社 | 半導体装置およびその製造方法 |
FR2767223B1 (fr) | 1997-08-06 | 1999-09-17 | Commissariat Energie Atomique | Procede d'interconnexion a travers un materiau semi-conducteur, et dispositif obtenu |
JPH11135669A (ja) * | 1997-08-27 | 1999-05-21 | Mitsui High Tec Inc | Csp型半導体装置 |
US6432744B1 (en) * | 1997-11-20 | 2002-08-13 | Texas Instruments Incorporated | Wafer-scale assembly of chip-size packages |
EP0926723B1 (en) * | 1997-11-26 | 2007-01-17 | STMicroelectronics S.r.l. | Process for forming front-back through contacts in micro-integrated electronic devices |
US5888884A (en) | 1998-01-02 | 1999-03-30 | General Electric Company | Electronic device pad relocation, precision placement, and packaging in arrays |
JP3435403B2 (ja) | 1998-01-20 | 2003-08-11 | シチズン時計株式会社 | 半導体装置とその製造方法ならびに半導体装置の実装構造および実装方法 |
IL123207A0 (en) * | 1998-02-06 | 1998-09-24 | Shellcase Ltd | Integrated circuit device |
US6624505B2 (en) * | 1998-02-06 | 2003-09-23 | Shellcase, Ltd. | Packaged integrated circuits and methods of producing thereof |
JP3497722B2 (ja) * | 1998-02-27 | 2004-02-16 | 富士通株式会社 | 半導体装置及びその製造方法及びその搬送トレイ |
JPH11345905A (ja) * | 1998-06-02 | 1999-12-14 | Mitsubishi Electric Corp | 半導体装置 |
JP3842444B2 (ja) * | 1998-07-24 | 2006-11-08 | 富士通株式会社 | 半導体装置の製造方法 |
US6153929A (en) | 1998-08-21 | 2000-11-28 | Micron Technology, Inc. | Low profile multi-IC package connector |
DE19846232A1 (de) | 1998-09-03 | 2000-03-09 | Fraunhofer Ges Forschung | Verfahren zur Herstellung eines Halbleiterbauelements mit Rückseitenkontaktierung |
US6066513A (en) * | 1998-10-02 | 2000-05-23 | International Business Machines Corporation | Process for precise multichip integration and product thereof |
US6339251B2 (en) * | 1998-11-10 | 2002-01-15 | Samsung Electronics Co., Ltd | Wafer grooves for reducing semiconductor wafer warping |
US6310328B1 (en) * | 1998-12-10 | 2001-10-30 | Mattson Technologies, Inc. | Rapid thermal processing chamber for processing multiple wafers |
JP3687379B2 (ja) | 1998-12-18 | 2005-08-24 | 株式会社日立製作所 | 半導体装置の製造方法 |
US6259039B1 (en) * | 1998-12-29 | 2001-07-10 | Intel Corporation | Surface mount connector with pins in vias |
KR100315030B1 (ko) | 1998-12-29 | 2002-04-24 | 박종섭 | 반도체패키지의제조방법 |
JP2000286283A (ja) | 1999-03-30 | 2000-10-13 | Seiko Epson Corp | 半導体装置の製造方法 |
JP2000294677A (ja) * | 1999-04-05 | 2000-10-20 | Fujitsu Ltd | 高密度薄膜配線基板及びその製造方法 |
US6326689B1 (en) | 1999-07-26 | 2001-12-04 | Stmicroelectronics, Inc. | Backside contact for touchchip |
US6300224B1 (en) * | 1999-07-30 | 2001-10-09 | Nippon Sheet Glass Co., Ltd. | Methods of dicing semiconductor wafer into chips, and structure of groove formed in dicing area |
JP3687435B2 (ja) | 1999-08-27 | 2005-08-24 | セイコーエプソン株式会社 | 半導体チップおよびその製造方法、半導体装置、コンピュータ、回路基板ならびに電子機器 |
JP2001077229A (ja) | 1999-09-02 | 2001-03-23 | Matsushita Electronics Industry Corp | 半導体装置およびその製造方法 |
US6316287B1 (en) * | 1999-09-13 | 2001-11-13 | Vishay Intertechnology, Inc. | Chip scale surface mount packages for semiconductor device and process of fabricating the same |
KR100462980B1 (ko) | 1999-09-13 | 2004-12-23 | 비쉐이 메저먼츠 그룹, 인코포레이티드 | 반도체장치용 칩 스케일 표면 장착 패키지 및 그 제조공정 |
JP2001127243A (ja) * | 1999-10-26 | 2001-05-11 | Sharp Corp | 積層半導体装置 |
IL133453A0 (en) * | 1999-12-10 | 2001-04-30 | Shellcase Ltd | Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced thereby |
JP2001185519A (ja) | 1999-12-24 | 2001-07-06 | Hitachi Ltd | 半導体装置及びその製造方法 |
JP3858545B2 (ja) | 1999-12-27 | 2006-12-13 | セイコーエプソン株式会社 | 半導体モジュール及び電子機器 |
JP2001210667A (ja) | 2000-01-28 | 2001-08-03 | New Japan Radio Co Ltd | 半導体装置の製造方法 |
US6534751B2 (en) * | 2000-02-28 | 2003-03-18 | Kyocera Corporation | Wafer heating apparatus and ceramic heater, and method for producing the same |
US6424031B1 (en) * | 2000-05-08 | 2002-07-23 | Amkor Technology, Inc. | Stackable package with heat sink |
JP3701542B2 (ja) * | 2000-05-10 | 2005-09-28 | シャープ株式会社 | 半導体装置およびその製造方法 |
JP3879816B2 (ja) * | 2000-06-02 | 2007-02-14 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、積層型半導体装置、回路基板並びに電子機器 |
JP4329235B2 (ja) * | 2000-06-27 | 2009-09-09 | セイコーエプソン株式会社 | 半導体装置及びその製造方法 |
JP2002026270A (ja) | 2000-07-10 | 2002-01-25 | Nec Corp | 半導体装置の製造方法 |
JP2002094082A (ja) * | 2000-07-11 | 2002-03-29 | Seiko Epson Corp | 光素子及びその製造方法並びに電子機器 |
JP2002057128A (ja) * | 2000-08-15 | 2002-02-22 | Fujitsu Quantum Devices Ltd | 半導体装置及びその製造方法 |
US6379982B1 (en) * | 2000-08-17 | 2002-04-30 | Micron Technology, Inc. | Wafer on wafer packaging and method of fabrication for full-wafer burn-in and testing |
US6406934B1 (en) * | 2000-09-05 | 2002-06-18 | Amkor Technology, Inc. | Wafer level production of chip size semiconductor packages |
JP2002083785A (ja) | 2000-09-07 | 2002-03-22 | Nec Kansai Ltd | 半導体素子の製造方法 |
JP2002093942A (ja) | 2000-09-14 | 2002-03-29 | Nec Corp | 半導体装置およびその製造方法 |
JP4183375B2 (ja) * | 2000-10-04 | 2008-11-19 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
US6693358B2 (en) * | 2000-10-23 | 2004-02-17 | Matsushita Electric Industrial Co., Ltd. | Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device |
JP2002163900A (ja) * | 2000-11-22 | 2002-06-07 | Hitachi Ltd | 半導体ウエハ、半導体チップ、半導体装置および半導体装置の製造方法 |
US6506681B2 (en) * | 2000-12-06 | 2003-01-14 | Micron Technology, Inc. | Thin flip—chip method |
US6524885B2 (en) * | 2000-12-15 | 2003-02-25 | Eaglestone Partners I, Llc | Method, apparatus and system for building an interposer onto a semiconductor wafer using laser techniques |
AU2002216352A1 (en) * | 2000-12-21 | 2002-07-01 | Shellcase Ltd. | Packaged integrated circuits and methods of producing thereof |
JP2002231918A (ja) | 2001-02-06 | 2002-08-16 | Olympus Optical Co Ltd | 固体撮像装置及びその製造方法 |
US6399463B1 (en) * | 2001-03-01 | 2002-06-04 | Amkor Technology, Inc. | Method of singulation using laser cutting |
JP4497737B2 (ja) | 2001-03-12 | 2010-07-07 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
US6910268B2 (en) * | 2001-03-27 | 2005-06-28 | Formfactor, Inc. | Method for fabricating an IC interconnect system including an in-street integrated circuit wafer via |
US6597059B1 (en) * | 2001-04-04 | 2003-07-22 | Amkor Technology, Inc. | Thermally enhanced chip scale lead on chip semiconductor package |
JP4698877B2 (ja) | 2001-04-27 | 2011-06-08 | オリンパス株式会社 | 撮像装置 |
US6753936B2 (en) * | 2001-05-17 | 2004-06-22 | Dai Nippon Pringing Co., Ltd. | Field sequential color liquid crystal display device |
JP2003031647A (ja) * | 2001-07-19 | 2003-01-31 | Hitachi Kokusai Electric Inc | 基板処理装置および半導体装置の製造方法 |
JP4000507B2 (ja) * | 2001-10-04 | 2007-10-31 | ソニー株式会社 | 固体撮像装置の製造方法 |
SG102639A1 (en) * | 2001-10-08 | 2004-03-26 | Micron Technology Inc | Apparatus and method for packing circuits |
US6642127B2 (en) * | 2001-10-19 | 2003-11-04 | Applied Materials, Inc. | Method for dicing a semiconductor wafer |
US6611052B2 (en) * | 2001-11-16 | 2003-08-26 | Micron Technology, Inc. | Wafer level stackable semiconductor package |
US6955989B2 (en) * | 2001-11-30 | 2005-10-18 | Xerox Corporation | Use of a U-groove as an alternative to using a V-groove for protection against dicing induced damage in silicon |
US6607941B2 (en) * | 2002-01-11 | 2003-08-19 | National Semiconductor Corporation | Process and structure improvements to shellcase style packaging technology |
US6908784B1 (en) * | 2002-03-06 | 2005-06-21 | Micron Technology, Inc. | Method for fabricating encapsulated semiconductor components |
US6848177B2 (en) * | 2002-03-28 | 2005-02-01 | Intel Corporation | Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme |
TWI232560B (en) * | 2002-04-23 | 2005-05-11 | Sanyo Electric Co | Semiconductor device and its manufacture |
US7340181B1 (en) * | 2002-05-13 | 2008-03-04 | National Semiconductor Corporation | Electrical die contact structure and fabrication method |
JP2003332270A (ja) * | 2002-05-15 | 2003-11-21 | Renesas Technology Corp | 半導体装置およびその製造方法 |
US7399683B2 (en) * | 2002-06-18 | 2008-07-15 | Sanyo Electric Co., Ltd. | Manufacturing method of semiconductor device |
TWI229435B (en) | 2002-06-18 | 2005-03-11 | Sanyo Electric Co | Manufacture of semiconductor device |
US6805279B2 (en) * | 2002-06-27 | 2004-10-19 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fluxless bumping process using ions |
DE10238444B4 (de) | 2002-08-22 | 2011-05-12 | United Monolithic Semiconductors Gmbh | Verfahren zur Herstellung von vereinzelten monolithisch integrierten Halbleiterschaltungen |
US6903442B2 (en) | 2002-08-29 | 2005-06-07 | Micron Technology, Inc. | Semiconductor component having backside pin contacts |
JP4081666B2 (ja) | 2002-09-24 | 2008-04-30 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、回路基板並びに電子機器 |
TWI227050B (en) * | 2002-10-11 | 2005-01-21 | Sanyo Electric Co | Semiconductor device and method for manufacturing the same |
TWI239607B (en) * | 2002-12-13 | 2005-09-11 | Sanyo Electric Co | Method for making a semiconductor device |
TWI229890B (en) * | 2003-04-24 | 2005-03-21 | Sanyo Electric Co | Semiconductor device and method of manufacturing same |
WO2005004195A2 (en) * | 2003-07-03 | 2005-01-13 | Shellcase Ltd. | Method and apparatus for packaging integrated circuit devices |
JP4401181B2 (ja) * | 2003-08-06 | 2010-01-20 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
TWI226090B (en) * | 2003-09-26 | 2005-01-01 | Advanced Semiconductor Eng | Transparent packaging in wafer level |
US7183137B2 (en) * | 2003-12-01 | 2007-02-27 | Taiwan Semiconductor Manufacturing Company | Method for dicing semiconductor wafers |
JP2005191550A (ja) | 2003-12-01 | 2005-07-14 | Tokyo Ohka Kogyo Co Ltd | 基板の貼り付け方法 |
JP4753170B2 (ja) * | 2004-03-05 | 2011-08-24 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
JP2006093367A (ja) * | 2004-09-24 | 2006-04-06 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
TWI273682B (en) * | 2004-10-08 | 2007-02-11 | Epworks Co Ltd | Method for manufacturing wafer level chip scale package using redistribution substrate |
US7449779B2 (en) * | 2005-03-22 | 2008-11-11 | Tessera, Inc. | Wire bonded wafer level cavity package |
TWI324800B (en) * | 2005-12-28 | 2010-05-11 | Sanyo Electric Co | Method for manufacturing semiconductor device |
-
2003
- 2003-10-28 TW TW092129886A patent/TWI227550B/zh not_active IP Right Cessation
- 2003-10-30 CN CNB2003101156786A patent/CN1296981C/zh not_active Expired - Fee Related
- 2003-10-30 CN CN2006101625941A patent/CN101064270B/zh not_active Expired - Fee Related
- 2003-10-30 EP EP03025016A patent/EP1416529B8/en not_active Expired - Fee Related
- 2003-10-30 US US10/696,581 patent/US7101735B2/en not_active Expired - Lifetime
- 2003-10-30 DE DE60321873T patent/DE60321873D1/de not_active Expired - Lifetime
-
2006
- 2006-07-19 US US11/488,890 patent/US7662670B2/en not_active Expired - Fee Related
-
2010
- 2010-02-03 JP JP2010021808A patent/JP5258807B2/ja not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6221751B1 (en) * | 1997-01-24 | 2001-04-24 | Chipscale, Inc. | Wafer fabrication of die-bottom contacts for electronic devices |
US6051489A (en) * | 1997-05-13 | 2000-04-18 | Chipscale, Inc. | Electronic component package with posts on the active side of the substrate |
US6420211B1 (en) * | 1999-01-11 | 2002-07-16 | Gemplus | Method for protecting an integrated circuit chip |
CN1354499A (zh) * | 2000-11-17 | 2002-06-19 | 矽品精密工业股份有限公司 | 集成电路封装单元分割方法 |
CN1296981C (zh) * | 2002-10-30 | 2007-01-24 | 三洋电机株式会社 | 半导体器件的制造方法 |
Also Published As
Publication number | Publication date |
---|---|
DE60321873D1 (de) | 2008-08-14 |
EP1416529A1 (en) | 2004-05-06 |
CN1512553A (zh) | 2004-07-14 |
US7662670B2 (en) | 2010-02-16 |
CN101064270A (zh) | 2007-10-31 |
TW200411853A (en) | 2004-07-01 |
JP5258807B2 (ja) | 2013-08-07 |
TWI227550B (en) | 2005-02-01 |
US20070026639A1 (en) | 2007-02-01 |
EP1416529B1 (en) | 2008-07-02 |
EP1416529B8 (en) | 2008-10-29 |
US20040137723A1 (en) | 2004-07-15 |
US7101735B2 (en) | 2006-09-05 |
CN1296981C (zh) | 2007-01-24 |
JP2010098337A (ja) | 2010-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101064270B (zh) | 半导体器件的制造方法 | |
TW521356B (en) | Method of manufacturing IC device packages | |
US7833881B2 (en) | Methods for fabricating semiconductor components and packaged semiconductor components | |
CN101355058B (zh) | 半导体装置及其制造方法 | |
US8766408B2 (en) | Semiconductor device and manufacturing method thereof | |
CN101154606B (zh) | 半导体器件的制造方法 | |
JP5263546B2 (ja) | 集積回路デバイスのためのキャリアレスチップパッケージ、および、それを作成する方法 | |
CN111384032A (zh) | 半导体装置和其制造方法 | |
CN101515557A (zh) | 在集成电路晶片上制造低成本焊料凸块 | |
US7495255B2 (en) | Test pads on flash memory cards | |
CN101083241A (zh) | 半导体装置及其制造方法 | |
US6525424B2 (en) | Semiconductor device and its manufacturing method | |
US7745907B2 (en) | Semiconductor package including connector disposed in troughhole | |
JP2004134480A (ja) | 半導体装置及びその製造方法 | |
CN101188204B (zh) | 半导体器件及其制造方法 | |
US20030155652A1 (en) | Semiconductor device and its manufacturing method | |
US8330260B2 (en) | Electronic component of VQFN design and method for producing the same | |
JP3522403B2 (ja) | 半導体装置 | |
JP4562371B2 (ja) | 半導体装置の製造方法 | |
CN115172180A (zh) | 水平辐射方向的天线封装结构及制备方法 | |
CN111653528A (zh) | 芯片封装结构、方法和半导体器件 | |
JP2005005736A (ja) | チップサイズパッケージの製造方法 | |
JP2005005738A (ja) | チップサイズパッケージ | |
KR19990006190A (ko) | 칩 크기 패키지 및 그의 제조 방법 | |
JP2005005735A (ja) | チップサイズパッケージ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111207 Termination date: 20201030 |