CA2460530C - Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers - Google Patents
Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers Download PDFInfo
- Publication number
- CA2460530C CA2460530C CA002460530A CA2460530A CA2460530C CA 2460530 C CA2460530 C CA 2460530C CA 002460530 A CA002460530 A CA 002460530A CA 2460530 A CA2460530 A CA 2460530A CA 2460530 C CA2460530 C CA 2460530C
- Authority
- CA
- Canada
- Prior art keywords
- packet
- encapsulate
- flags
- decapsulate
- byte count
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/60—Software-defined switches
- H04L49/602—Multilayer or multiprotocol switching, e.g. IP switching
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/52—Multiprotocol routers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/742—Route cache; Operation thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9036—Common buffer combined with individual queues
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9042—Separate storage for different parts of the packet, e.g. header and payload
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9057—Arrangements for supporting packet reassembly or resequencing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/30—Definitions, standards or architectural aspects of layered protocol stacks
- H04L69/32—Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3009—Header conversion, routing tables or routing tags
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3018—Input queuing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3027—Output queuing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/12—Protocol engines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/18—Multiprotocol handlers, e.g. single devices capable of handling multiple protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/22—Parsing or analysis of headers
Abstract
A method of forwarding a network packet is described. The method includes reading a table (114) containing a plurality of flags to determine which of the plurality of flags is set or cleared (116, 130, 132) and performing an operation on the packet to decapsulate (118, 120) or encapsulate (134) the packet in accordance with values of the flags.
Description
METHOD, APPARATUS AND COMPUTER PROGRAM FOR THE DECAPSULATION
AND ENCAPSULATION OF PACKETS WITH MULTIPLE HEADERS
BACKGROUND
This invention relates to forwarding network packets between network domains.
Packets are routed through a series of router devices, each of which stores and forwards packets on its way from a source to a destination. For example, a packet may start out as an Internet packet, be forwarded over an ATM (asynchronous transfer mode path) and then back to Ethernet onto a corporate network to its final intended recipient. As the network passes through these network domains, various header encapsulations may be added to or removed from the packet. Some connections use point-to-point protocol (PPP) whereas others use multiprotocol label switching MPLS, layer to tunneling protocol LTTP, ATM and so forth.
SUMMARY
In accordance with an aspect of the present invention, there is provided a method of forwarding a network packet comprising: reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared; determining if the table returned decapsulate and encapsulate flags; adding a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepending encapsulate bytes to the packet.
AND ENCAPSULATION OF PACKETS WITH MULTIPLE HEADERS
BACKGROUND
This invention relates to forwarding network packets between network domains.
Packets are routed through a series of router devices, each of which stores and forwards packets on its way from a source to a destination. For example, a packet may start out as an Internet packet, be forwarded over an ATM (asynchronous transfer mode path) and then back to Ethernet onto a corporate network to its final intended recipient. As the network passes through these network domains, various header encapsulations may be added to or removed from the packet. Some connections use point-to-point protocol (PPP) whereas others use multiprotocol label switching MPLS, layer to tunneling protocol LTTP, ATM and so forth.
SUMMARY
In accordance with an aspect of the present invention, there is provided a method of forwarding a network packet comprising: reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared; determining if the table returned decapsulate and encapsulate flags; adding a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepending encapsulate bytes to the packet.
2 There is also provided a method for encapsulating/decapsulating packets comprising: receiving a packet; reading in a first header of the packet and performing a layer 2 look-up reading a connection table which returns parameters; determining if the table returned decapsulate and encapsulate flags; adding a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepending the encapsulate bytes to the packet.
Another aspect of the invention provides a computer program product residing on a computer readable media for forwarding a network packet comprises instructions to cause a computer to: read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared; determine if the table returned decapsulate and encapsulate flags; add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
There is also provided a computer program product residing on a computer readable media for forwarding a network packet comprises instructions to cause a computer to: receive a packet; read in a first header of the packet and perform a layer 2 look-up reading a connection table which returns parameters; determine if the table returned decapsulate and encapsulate flags; add a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
2a A further aspect of the invention provides a processor for processing a network packet comprises: a computer storage media storing instructions to cause a computer to: read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared; and determine if the table returned decapsulate and encapsulate flags; add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend the encapsulate bytes to the packet.
There is also provided an apparatus comprising:
means for reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared;
means for determining if the table returned decapsulate and encapsulate flags; means for adding a decapsulate byte count to a packet start offset and for subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and means for prepending the encapsulate bytes to the packet.
DESCRIPTION OF DRAWINGS
FIG. 1 is a block diagram of a communication system employing a hardware based multithreaded processor.
FIGS. 2-1 to 2-4 are a detailed block diagram of a hardware based multithreaded processor of FIG. 1.
FIG. 3 is a block diagram depicting a functional arrangement of the multithreaded processor of FIG. 2.
FIG. 4 is a block diagram depicting data structures in memory used for the processor of FIG. 1.
2b FIG. 5 is a block diagram depicting formats for forwarding tables used in the tables of FIG. 4.
FIG. 6 is a flow chart depicting a generic packet forwarding process.
FIG. 7 is a flow chart depicting an alternative aspect of the packet forwarding process of FIG. 6.
DETAILED DESCRIPTION
Referring to FIG. 1, a communication system 10 includes a parallel, hardware-based multithreaded processor 12. The hardware-based multithreaded processor 12 is coupled to a bus such as a PCI bus 14, a memory system 16 and a second bus 18. The system 10 is especially useful for tasks that can be broken into parallel subtasks or functions. Specifically hardware-based multithreaded processor 12 is useful for tasks that are bandwidth oriented rather than latency oriented. The hardware-based multithreaded processor 12 has multiple microengines 22 each can be simultaneously active and work on multiple hardware controlled threads that independently work on a task.
The hardware-based multithreaded processor 12 also includes a central controller 20 that assists in loading microcode control for other resources of the hardware-based multithreaded processor 12 and performs other general purpose computer type functions such as handling protocols, exceptions, extra support for packet processing where the microengines pass the packets off for more detailed processing such as in boundary conditions. In one embodiment, the processor 20 is a Strong Arm based architecture. The general purpose microprocessor 20 has an operating system. Through the operating system the 2c processor 20 can call functions to operate on microengines 22a-22f. The processor 20 can use any supported operating system preferably a real time operating system such as, MicrosoftNT real-time, VXWorks*.
The hardware-based multithreaded processor 12 also includes a plurality of function microengines 22a-22f.
Functional microengines (microengines) 22a-22f each maintain a plurality of program counters in hardware and states associated with the program counters. Effectively, a * Trade-mark corresponding plurality of sets of threads can be simultaneously active on each of the microengines 22a-22f while only one is actually operating at any one time.
In one embodiment, there are six microengines 22a-22f as shown. Each microengines 22a-22f has capabilities for processing four hardware threads. The six microengines 22a-22f operate with shared resources including memory system 16 and bus interfaces 24 and 28. The memory system 16 includes a Synchronous Dynamic Random Access Memory (SDRAM) controller 26a and a Static Random Access Memory (SRAM) controller 26b. SDRAM memory 16a and SDRAM controller 26a are typically used for processing large volumes of data, e.g., processing of network payloads from network packets.
The SRAM controller 26b and SRAM memory 16b are used in a networking implementation for low latency, fast access tasks, e.g., accessing look-up tables, memory for the core processor 20, and so forth.
The six microengines 22a-22f access either the SDRAM
16a or SRAM 16b based on characteristics of the data. Thus, low latency, low bandwidth data is stored in and fetched from SRAM, whereas higher bandwidth data for which latency is not as important, is stored in and fetched from SDRAM.
The microengines 22a-22f can execute memory reference instructions to either the SDRAM controller 26a or SRAM
controller 16b.
Advantages of hardware multithreading can be explained by SRAM or SDRAM memory accesses. As an example, an SRAM
access requested by a Thread_0, from a microengine will cause the SRAM controller 26b to initiate an access to the SRAM memory 16b. The SRAM controller controls arbitration for the SRAM bus, accesses the SRAM 16b, fetches the data from the SRAM 16b, and returns data to a requesting microengine 22a-22b. During an SRAM access, if the
Another aspect of the invention provides a computer program product residing on a computer readable media for forwarding a network packet comprises instructions to cause a computer to: read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared; determine if the table returned decapsulate and encapsulate flags; add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
There is also provided a computer program product residing on a computer readable media for forwarding a network packet comprises instructions to cause a computer to: receive a packet; read in a first header of the packet and perform a layer 2 look-up reading a connection table which returns parameters; determine if the table returned decapsulate and encapsulate flags; add a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
2a A further aspect of the invention provides a processor for processing a network packet comprises: a computer storage media storing instructions to cause a computer to: read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared; and determine if the table returned decapsulate and encapsulate flags; add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend the encapsulate bytes to the packet.
There is also provided an apparatus comprising:
means for reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared;
means for determining if the table returned decapsulate and encapsulate flags; means for adding a decapsulate byte count to a packet start offset and for subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and means for prepending the encapsulate bytes to the packet.
DESCRIPTION OF DRAWINGS
FIG. 1 is a block diagram of a communication system employing a hardware based multithreaded processor.
FIGS. 2-1 to 2-4 are a detailed block diagram of a hardware based multithreaded processor of FIG. 1.
FIG. 3 is a block diagram depicting a functional arrangement of the multithreaded processor of FIG. 2.
FIG. 4 is a block diagram depicting data structures in memory used for the processor of FIG. 1.
2b FIG. 5 is a block diagram depicting formats for forwarding tables used in the tables of FIG. 4.
FIG. 6 is a flow chart depicting a generic packet forwarding process.
FIG. 7 is a flow chart depicting an alternative aspect of the packet forwarding process of FIG. 6.
DETAILED DESCRIPTION
Referring to FIG. 1, a communication system 10 includes a parallel, hardware-based multithreaded processor 12. The hardware-based multithreaded processor 12 is coupled to a bus such as a PCI bus 14, a memory system 16 and a second bus 18. The system 10 is especially useful for tasks that can be broken into parallel subtasks or functions. Specifically hardware-based multithreaded processor 12 is useful for tasks that are bandwidth oriented rather than latency oriented. The hardware-based multithreaded processor 12 has multiple microengines 22 each can be simultaneously active and work on multiple hardware controlled threads that independently work on a task.
The hardware-based multithreaded processor 12 also includes a central controller 20 that assists in loading microcode control for other resources of the hardware-based multithreaded processor 12 and performs other general purpose computer type functions such as handling protocols, exceptions, extra support for packet processing where the microengines pass the packets off for more detailed processing such as in boundary conditions. In one embodiment, the processor 20 is a Strong Arm based architecture. The general purpose microprocessor 20 has an operating system. Through the operating system the 2c processor 20 can call functions to operate on microengines 22a-22f. The processor 20 can use any supported operating system preferably a real time operating system such as, MicrosoftNT real-time, VXWorks*.
The hardware-based multithreaded processor 12 also includes a plurality of function microengines 22a-22f.
Functional microengines (microengines) 22a-22f each maintain a plurality of program counters in hardware and states associated with the program counters. Effectively, a * Trade-mark corresponding plurality of sets of threads can be simultaneously active on each of the microengines 22a-22f while only one is actually operating at any one time.
In one embodiment, there are six microengines 22a-22f as shown. Each microengines 22a-22f has capabilities for processing four hardware threads. The six microengines 22a-22f operate with shared resources including memory system 16 and bus interfaces 24 and 28. The memory system 16 includes a Synchronous Dynamic Random Access Memory (SDRAM) controller 26a and a Static Random Access Memory (SRAM) controller 26b. SDRAM memory 16a and SDRAM controller 26a are typically used for processing large volumes of data, e.g., processing of network payloads from network packets.
The SRAM controller 26b and SRAM memory 16b are used in a networking implementation for low latency, fast access tasks, e.g., accessing look-up tables, memory for the core processor 20, and so forth.
The six microengines 22a-22f access either the SDRAM
16a or SRAM 16b based on characteristics of the data. Thus, low latency, low bandwidth data is stored in and fetched from SRAM, whereas higher bandwidth data for which latency is not as important, is stored in and fetched from SDRAM.
The microengines 22a-22f can execute memory reference instructions to either the SDRAM controller 26a or SRAM
controller 16b.
Advantages of hardware multithreading can be explained by SRAM or SDRAM memory accesses. As an example, an SRAM
access requested by a Thread_0, from a microengine will cause the SRAM controller 26b to initiate an access to the SRAM memory 16b. The SRAM controller controls arbitration for the SRAM bus, accesses the SRAM 16b, fetches the data from the SRAM 16b, and returns data to a requesting microengine 22a-22b. During an SRAM access, if the
3 microengine e.g., 22a had only a single thread that could operate, that microengine would be dormant until data was returned from the SRAM. By employing hardware context swapping within each of the microengines 22a-22f, the hardware context swapping enables other contexts with unique program counters to execute in that same microengine. Thus, another thread e.g., Thread_1 can function while the first thread, e.g., Thread_0, is awaiting the read data to return.
During execution, Thread_1 may access the SDRAM memory 16a.
While Thread_1 operates on the SDRAM unit, and Thread_0 is operating on the SRAM unit, a new thread, e.g., Thread_2 can now operate in the microengine 22a. Thread_2 can operate for a certain amount of time until it needs to access memory or perform some other long latency operation, such as making an access to a bus interface. Therefore, simultaneously, the processor 12 can have a bus operation, SRAM operation and SDRAM operation all being completed or operated upon by one microengine 22a and have one more thread available to process more work in the data path.
The hardware context swapping also synchronizes completion of tasks. For example, two threads could hit the same shared resource e.g., SRAM. Each one of these separate functional units, e.g., the FBUS interface 28, the SRAM
controller 26a, and the SDRAM controller 26b, when they complete a requested task from one of the microengine thread contexts reports back a flag signaling completion of an operation. When the flag is received by the microengine, the microengine can determine which thread to turn on.
One example of an application for the hardware-based multithreaded processor 12 is as a network processor. As a network processor, the hardware-based multithreaded processor 12 interfaces to network devices such as a media access controller device e.g., a 10/100BaseT Octal MAC 13a
During execution, Thread_1 may access the SDRAM memory 16a.
While Thread_1 operates on the SDRAM unit, and Thread_0 is operating on the SRAM unit, a new thread, e.g., Thread_2 can now operate in the microengine 22a. Thread_2 can operate for a certain amount of time until it needs to access memory or perform some other long latency operation, such as making an access to a bus interface. Therefore, simultaneously, the processor 12 can have a bus operation, SRAM operation and SDRAM operation all being completed or operated upon by one microengine 22a and have one more thread available to process more work in the data path.
The hardware context swapping also synchronizes completion of tasks. For example, two threads could hit the same shared resource e.g., SRAM. Each one of these separate functional units, e.g., the FBUS interface 28, the SRAM
controller 26a, and the SDRAM controller 26b, when they complete a requested task from one of the microengine thread contexts reports back a flag signaling completion of an operation. When the flag is received by the microengine, the microengine can determine which thread to turn on.
One example of an application for the hardware-based multithreaded processor 12 is as a network processor. As a network processor, the hardware-based multithreaded processor 12 interfaces to network devices such as a media access controller device e.g., a 10/100BaseT Octal MAC 13a
4 or a Gigabit Ethernet device 13b. In general the network process can interface to any type of communication device or interface that receives/sends large amounts of data.
Communication system 10 functioning in a networking application could receive a plurality of network packets from the devices 13a, 13b and process those packets in a parallel manner. With the hardware-based multithreaded processor 12, each network packet can be independently processed. Another example for use of processor 12 is a print engine for a postscript processor or as a processor for a storage subsystem, i.e., RAID disk storage. A further use is as a matching engine. In the securities industry for example, the advent of electronic trading requires the use of electronic matching engines to match orders between buyers and sellers. These and other parallel types of tasks can be accomplished on the system 10.
The processor 12 includes a bus interface 28 that couples the processor to the second bus 18. Bus interface 28 in one embodiment couples the processor 12 to the so-called FBUS 18 (FIFO bus). The FBUS interface 28 is responsible for controlling and interfacing the processor 12 to the FBUS 18. The FBUS 18 is a 64-bit wide FIFO bus, which is currently gaining acceptance as the best bus for Media Access Controller (MAC) devices.
The processor 12 includes a second interface e.g., a PCI bus interface 24 that couples other system components that reside on the PCI 14 bus to the processor 12. The PCI
bus interface 24, provides a high speed data path 24a to memory 16 e.g., the SDRAM memory 16a. Through that path data can be moved quickly from the SDRAM 16a through the PCI
bus 14, via direct memory access (DMA) transfers.
Additionally, the PCI bus interface 24 supports target and master operations. Target operations are operations where
Communication system 10 functioning in a networking application could receive a plurality of network packets from the devices 13a, 13b and process those packets in a parallel manner. With the hardware-based multithreaded processor 12, each network packet can be independently processed. Another example for use of processor 12 is a print engine for a postscript processor or as a processor for a storage subsystem, i.e., RAID disk storage. A further use is as a matching engine. In the securities industry for example, the advent of electronic trading requires the use of electronic matching engines to match orders between buyers and sellers. These and other parallel types of tasks can be accomplished on the system 10.
The processor 12 includes a bus interface 28 that couples the processor to the second bus 18. Bus interface 28 in one embodiment couples the processor 12 to the so-called FBUS 18 (FIFO bus). The FBUS interface 28 is responsible for controlling and interfacing the processor 12 to the FBUS 18. The FBUS 18 is a 64-bit wide FIFO bus, which is currently gaining acceptance as the best bus for Media Access Controller (MAC) devices.
The processor 12 includes a second interface e.g., a PCI bus interface 24 that couples other system components that reside on the PCI 14 bus to the processor 12. The PCI
bus interface 24, provides a high speed data path 24a to memory 16 e.g., the SDRAM memory 16a. Through that path data can be moved quickly from the SDRAM 16a through the PCI
bus 14, via direct memory access (DMA) transfers.
Additionally, the PCI bus interface 24 supports target and master operations. Target operations are operations where
5 slave devices on bus 14 access SDRAMs through reads and writes that are serviced as a slave to target operation. In master operations, the processor core 20 sends data directly to or receives data directly from the PCI interface 24.
Each of the functional units are coupled to one or more internal buses. The processor includes an AMBA bus that couples the processor core 20 to the memory controller 26a, 26c and to an AMBA translator 30 described below. The processor also includes a private bus 34 that couples the microengine units to SRAM controller 26b, AMBA translator 30 and FBUS interface 28. A memory bus 38 couples the memory controller 26a, 26b to the bus interfaces 24 and 28 and memory system 16 including flashrom 16c used for boot operations and so forth.
Referring to FIGS. 2-1 to 2-4, each of the microengines 22a-22f includes an arbiter that examines flags to determine the available threads to be operated upon. Any thread from any of the microengines 22a-22f can access the SDRAM
controller 26a, SDRAM controller 26b or FBUS interface 28.
The memory controllers 26a and 26b each include a plurality of queues to store outstanding memory reference requests.
The queues either maintain order of memory references or arrange memory references to optimize memory bandwidth. For example, if a thread_0 has no dependencies or relationship to a thread 1, there is no reason that thread 1 and 0 cannot complete their memory references to the SRAM unit out of order. The microengines 22a-22f issue memory reference requests to the memory controllers 26a and 26b. The microengines 22a-22f flood the memory subsystems 26a and 26b with enough memory reference operations such that the memory subsystems 26a and 26b become the bottleneck for processor 12 operation.
Each of the functional units are coupled to one or more internal buses. The processor includes an AMBA bus that couples the processor core 20 to the memory controller 26a, 26c and to an AMBA translator 30 described below. The processor also includes a private bus 34 that couples the microengine units to SRAM controller 26b, AMBA translator 30 and FBUS interface 28. A memory bus 38 couples the memory controller 26a, 26b to the bus interfaces 24 and 28 and memory system 16 including flashrom 16c used for boot operations and so forth.
Referring to FIGS. 2-1 to 2-4, each of the microengines 22a-22f includes an arbiter that examines flags to determine the available threads to be operated upon. Any thread from any of the microengines 22a-22f can access the SDRAM
controller 26a, SDRAM controller 26b or FBUS interface 28.
The memory controllers 26a and 26b each include a plurality of queues to store outstanding memory reference requests.
The queues either maintain order of memory references or arrange memory references to optimize memory bandwidth. For example, if a thread_0 has no dependencies or relationship to a thread 1, there is no reason that thread 1 and 0 cannot complete their memory references to the SRAM unit out of order. The microengines 22a-22f issue memory reference requests to the memory controllers 26a and 26b. The microengines 22a-22f flood the memory subsystems 26a and 26b with enough memory reference operations such that the memory subsystems 26a and 26b become the bottleneck for processor 12 operation.
6 If the memory subsystem 16 is flooded with memory requests that are independent in nature, the processor 12 can perform memory reference sorting. Memory reference sorting improves achievable memory bandwidth. Memory reference sorting, as described below, reduces dead time or a bubble that occurs with accesses to SRAM. With memory references to SRAM, switching current direction on signal lines between reads and writes produces a bubble or a dead time waiting for current to settle on conductors coupling the SRAM 16b to the SRAM controller 26b.
That is, the drivers that drive current on the bus need to settle out prior to changing states. Thus, repetitive cycles of a read followed by a write can degrade peak bandwidth. Memory reference sorting allows the processor 12 to organize references to memory such that long strings of reads can be followed by long strings of writes. This can be used to minimize dead time in the pipeline to effectively achieve closer to maximum available bandwidth. Reference sorting helps maintain parallel hardware context threads.
On the SDRAM, reference sorting allows hiding of pre-charges from one bank to another bank. Specifically, if the memory system 16b is organized into an odd bank and an even bank, while the processor is operating on the odd bank, the memory controller can start precharging the even bank. Precharging is possible if memory references alternate between odd and even banks. By ordering memory references to alternate accesses to opposite banks, the processor 12 improves SDRAM
bandwidth.
The FBUS interface 28 supports Transmit and Receive flags for each port that a MAC device supports, along with an Interrupt flag indicating when service is warranted. The FBUS interface 28 also includes a controller 28a that performs header processing of incoming packets from the FBUS
That is, the drivers that drive current on the bus need to settle out prior to changing states. Thus, repetitive cycles of a read followed by a write can degrade peak bandwidth. Memory reference sorting allows the processor 12 to organize references to memory such that long strings of reads can be followed by long strings of writes. This can be used to minimize dead time in the pipeline to effectively achieve closer to maximum available bandwidth. Reference sorting helps maintain parallel hardware context threads.
On the SDRAM, reference sorting allows hiding of pre-charges from one bank to another bank. Specifically, if the memory system 16b is organized into an odd bank and an even bank, while the processor is operating on the odd bank, the memory controller can start precharging the even bank. Precharging is possible if memory references alternate between odd and even banks. By ordering memory references to alternate accesses to opposite banks, the processor 12 improves SDRAM
bandwidth.
The FBUS interface 28 supports Transmit and Receive flags for each port that a MAC device supports, along with an Interrupt flag indicating when service is warranted. The FBUS interface 28 also includes a controller 28a that performs header processing of incoming packets from the FBUS
7 18. The controller 28a extracts the packet headers and performs a microprogrammable source/destination/protocol hashed lookup (used for address smoothing) in SRAM. If the hash does not successfully resolve, the packet header is sent to the processor core 20 for additional processing.
The FBUS interface 28 supports the following internal data transactions:
FBUS unit (via AMBA bus) to/from processor Core.
FBUS unit (via private bus) to/from SRAM Unit.
FBUS unit (via Mbus) to/from SDRAM.
The FBUS 18 is a standard industry bus and includes a data bus, e.g., 64 bits wide and sideband control for address and read/write control. The FBUS interface 28 provides the ability to input large amounts of data using a series of input and output FIFO's 29a-29b. From the FIFOs 29a-29b, the microengines 22a-22f fetch data from or command the SDRAM controller 26a to move data from a receive FIFO in which data has come from a device on bus 18, into the FBUS
interface 28. The data can be sent through memory controller 26a to SDRAM memory 16a, via a direct memory access. Similarly, the microengines can move data from the SDRAM 26a to interface 28, out to FBUS 18, via the FBUS
interface 28.
Data functions are distributed amongst the microengines. Connectivity to the SRAM 26a, SDRAM 26b and FBUS 28 is via command requests. A command request can be a memory request or a FBUS request. For example, a command request can move data from a register located in a microengine 22a to a shared resource, e.g., an SDRAM
The FBUS interface 28 supports the following internal data transactions:
FBUS unit (via AMBA bus) to/from processor Core.
FBUS unit (via private bus) to/from SRAM Unit.
FBUS unit (via Mbus) to/from SDRAM.
The FBUS 18 is a standard industry bus and includes a data bus, e.g., 64 bits wide and sideband control for address and read/write control. The FBUS interface 28 provides the ability to input large amounts of data using a series of input and output FIFO's 29a-29b. From the FIFOs 29a-29b, the microengines 22a-22f fetch data from or command the SDRAM controller 26a to move data from a receive FIFO in which data has come from a device on bus 18, into the FBUS
interface 28. The data can be sent through memory controller 26a to SDRAM memory 16a, via a direct memory access. Similarly, the microengines can move data from the SDRAM 26a to interface 28, out to FBUS 18, via the FBUS
interface 28.
Data functions are distributed amongst the microengines. Connectivity to the SRAM 26a, SDRAM 26b and FBUS 28 is via command requests. A command request can be a memory request or a FBUS request. For example, a command request can move data from a register located in a microengine 22a to a shared resource, e.g., an SDRAM
8 location, SRAM location, flash memory or some MAC address.
The commands are sent out to each of the functional units and the shared resources. However, the shared resources do not need to maintain local buffering of the data. Rather, the shared resources access distributed data located inside of the microengines. This enables microengines 22a-22f, to have local access to data rather than arbitrating for access on a bus and risk contention for the bus. With this feature, there is a 0 cycle stall for waiting for data internal to the microengines 22a-22f.
The data buses, e.g., AMBA bus 30, SRAM bus 34 and SDRAM bus 38 coupling these shared resources, e.g., memory controllers 26a and 26b are of sufficient bandwidth such that there are no internal bottlenecks. Thus, in order to avoid bottlenecks, the processor 12 has an bandwidth requirement where each of the functional units is provided with at least twice the maximum bandwidth of the internal buses. As an example, the SDRAM can run a 64 bit wide bus at 83 MHz. The SRAM data bus could have separate read and write buses, e.g., could be a read bus of 32 bits wide running at 166 MHz and a write bus of 32 bits wide at 166 MHz. That is, in essence, 64 bits running at 166 MHz which is effectively twice the bandwidth of the SDRAM.
The core processor 20 also can access the shared resources. The core processor 20 has a direct communication to the SDRAM controller 26a to the bus interface 24 and to SRAM controller 26b via bus 32. However, to access the microengines 22a-22f and transfer registers located at any of the microengines 22a-22f, the core processor 20 access the microengines 22a-22f via the AMBA Translator 30 over,bus 34. The AMBA translator 30 can physically reside in the FBUS interface 28, but logically is distinct. The AMBA
Translator 30 performs an address translation between FBUS
The commands are sent out to each of the functional units and the shared resources. However, the shared resources do not need to maintain local buffering of the data. Rather, the shared resources access distributed data located inside of the microengines. This enables microengines 22a-22f, to have local access to data rather than arbitrating for access on a bus and risk contention for the bus. With this feature, there is a 0 cycle stall for waiting for data internal to the microengines 22a-22f.
The data buses, e.g., AMBA bus 30, SRAM bus 34 and SDRAM bus 38 coupling these shared resources, e.g., memory controllers 26a and 26b are of sufficient bandwidth such that there are no internal bottlenecks. Thus, in order to avoid bottlenecks, the processor 12 has an bandwidth requirement where each of the functional units is provided with at least twice the maximum bandwidth of the internal buses. As an example, the SDRAM can run a 64 bit wide bus at 83 MHz. The SRAM data bus could have separate read and write buses, e.g., could be a read bus of 32 bits wide running at 166 MHz and a write bus of 32 bits wide at 166 MHz. That is, in essence, 64 bits running at 166 MHz which is effectively twice the bandwidth of the SDRAM.
The core processor 20 also can access the shared resources. The core processor 20 has a direct communication to the SDRAM controller 26a to the bus interface 24 and to SRAM controller 26b via bus 32. However, to access the microengines 22a-22f and transfer registers located at any of the microengines 22a-22f, the core processor 20 access the microengines 22a-22f via the AMBA Translator 30 over,bus 34. The AMBA translator 30 can physically reside in the FBUS interface 28, but logically is distinct. The AMBA
Translator 30 performs an address translation between FBUS
9 microengine transfer register locations and core processor addresses (i.e., AMBA bus) so that the core processor 20 can access registers belonging to the microengines 22a-22c.
The processor core 20 includes a RISC core 50 implemented in a five stage pipeline performing a single cycle shift of one operand or two operands in a single cycle, provides multiplication support and 32 bit barrel shift support. This RISC core 50 is a standard Strong Arm architecture but it is implemented with a five stage pipeline for performance reasons. The processor core 20 alsoincludes a 16 kilobyte instruction cache 52, an 8 kilobyte data cache 54 and a prefetch stream buffer 56. The core processor 20 performs arithmetic operations in parallel with memory writes and instruction fetches. The core processor 20 interfaces with other functional units via the ARM defined AMBA bus. The AMBA bus is a 32-bit bi-directional bus 32.
Referring to FIG. 3, the multiprocessor 12 is shown performing network routing functions. In one example, an asynchronous transfer mode (ATM), Ethernet and other types of packets enter through the network interface MAC devices and are sent to the network processor 12. These packets are processed in an application on the general purpose microprocessor 20 or on another processor that is coupled through the PCI bus interface (not shown). For reception and transmission of such packets, the application running on that processor 20 or the processor coupled through the PCI
bus, makes use of a network stack 72, which includes network management, control and signaling processes 74 to manage network communications.
The network stack 72 and the application run in the processor 20 that controls the microengines, or another processor coupled to the PCI bus. The paths of receive, transmit and data forwarding represent the transport of the packets through the processor 12. The management control, signaling, and the network stack 72 usually are not involved in data forwarding. Essentially, the processor 20 receives and transmits. The processor 20 generates new packets that are transmitted over the network. The processor 20 can be involved in data forwarding in the exceptional case. This would involve very unusual packets, which may need special handling and complex processing.
For data forwarding processes, the microengines 22a-22f are used. In some instances, data forwarding may occur at the general purpose processor 20 level. The signals Init is programmer's interface for initialization of microengine code. The signal Fini is used for termination (to put control info in a known state). The microengines 22a-22f provide fast, store and forward capabilities. The engines use a multilayer generic look-up process that performs validation, classification, policing and filtering using parallel hardware supported threads of the process.
Exceptions and control packets are passed to the processor 20 for processing at the network stack 72. A ternary network stack (not shown) can be located off-chip at a host via the PCI port or device port. This can be used to off-load the processor 20 or centralized management and control for one place. In some embodiments, the microengine is a compact RISC processor and can have limited instruction space. For this reason and for other reasons, it is desirable to reduce instruction code size,when running multiple protocols. The network processor 12 implements a generic forwarding process that can be used to handle various protocol types (both existing and future types) without exceeding instruction storage limits.
Referring now to FIG. 4, an management arrangement 80 for forwarding table structures 90 that are stored in memory is shown. The forwarding table structure management 80 includes a control and management structure 82 including a network stack interface 84 and table managers 86. The table managers 86 manage routing tables 90 that are stored in SRAM
and can include a plurality of tables such as shown in FIG.
4 including a layer 4 connection table 92, a layer 3 destination table 94, a layer 2 bridge table 96 and a layer 2 connection table 98. Additionally, data structures stored in memory can include a packet buffer 100, which is stored in DRAM. The microengines acting as packet data forwarding processors retrieve information from the routing tables 90 in SRAM and store and forward the packet information from the packet buffer in DRAM. The multiple tables 90 are set up by the control management processor 20. For example, a layer 2 connection table 96 can be used for ATM virtual circuits, frame relay connections MPLS labels or other low level connections. A layer 2 bridge table 96 could be used for Ethernet bridging. A layer 3 destination table 94 could be used for Internet protocol (IP) forwarding based on a destination IP address. The layer 4 connection table 92 could be used for IP forwarding based on source and destination ports, addresses and protocol. All these tables may require that the packet be decapsulated or encapsulated.
Once the tables 90 are populated with forwarding information in a generally conventional manner, packet data forwarding processors can receive packets, perform table look-ups to obtain information and convert packets as required by the table entry. The control management process sets up the tables 90 with a common format for the purpose of decapsulation and encapsulation.
Referring now to FIG. 5, exemplary table entries, a subset of which are included in each of the tables 90, is shown. The table entries include the following fields:
Forwarding Table Format Decap Flag. Indicates whether the bytes should be stripped from the packet. If this flag is asserted, then the number of bytes to strip is in Decap Byte Count field.
Decap To Layer. This field specifies decapsulation of header layers up to the specified layer. The length of the layer and hence the decapsulation is determined by parsing the packet header.
Decap Byte Count. This field specifies the number of bytes to remove from the front of the packet. Decap is performed by adjusting the packet start offset in the packet buffer.
Current Encap. This field specifies an identifier of the current packet encapsulation type.
Encap Flag. Indicates whether bytes should be prepended to the packet. If this flag is asserted, then the number of bytes is in Encap Byte Count field, and the bytes to be encapsulated is in the Encap Header field.
Encap Byte Count. Number of bytes to be prepended to the packet.
Encap Header. The actual bytes to be prepended.
Next Table Type. If non-zero, this indicated that a further lookup is required.
This gives the table type. For example, layer 3 routing or layer 4 connection table type. A
layer 3 routing lookup would use a longest prefix match lookup algorithm using the destination IP address. A layer 4 connection lookup would use a 104 bit hash algorithm using source and destination addresses, source and destination ports, and protocol.
Next Table Addr. There can be multiple next tables, and multiple next tables of the same type. This field specifies the base address of the table.
The flags get set or cleared by the management process.
Signaling and setting up connections are part of the network system that will determine that a certain path through the network requires a change of the header. There can be many reasons why a header can change. Usually a header change is used when the protocol changes from one network domain to another.
Referring now to FIG. 6, a process 110 for encapsulating/decapsulating generic protocols is shown.
Initially one of the microengines 22a-22f receives 112 a packet from the network interface. The packet is comprised of one or more headers followed by a payload. The microengine, e.g., 22a copies the payload portion of the packet to a packet buffer in DRAM and it may place the packet at an offset in the buffer to make room for any new header that could be prepended to the packet for packet forwarding. The packet offset parameter for that packet is set to a default value determined at the offset into the buffer. The microengine reads 114 in the first header of the packet and performs a layer 2 look-up. The layer 2 look-up will read the table layer 2 bridge table and/or layer 2 connection table. The tables will return various parameters such as decap or encap flags. The process 110 will determine 116 if the decap or encap flags are set. If the decap and encap flags are set, the process will add 118 the decap byte count to the packet start offset and will subtract 120 the encap byte count from the packet start offset and prepend the encap bytes to the packet. The process 110 tests 122 if there is a next table to examine by looking at the blank field in the currently read table. If there is a next table, the process 110 will parse the next header 124, fetch and read the next table. The process 110 continues looking to test the decap or encap flags being set.
If, however, the process did not determine that the decap and encap flags were set (116, above), it would determine 130 if the encap flag or the decap flag were set 132. If the encap flag was set, it will subtract 120 the encap flag byte count from the start offset and prepend the encap bytes to the packet. On the other hand, if the decap flag was only set 132, the process will add 134 a decap byte count to the buffer offset and, in any event, will check the next table 112. When the process determines that it is at the end of checking the tables, it will then classify and forward 136 the packet in a conventional manner. That is, the "no" condition indicates that the process can classify and forward. Forwarding the header can have the microengine take the header and send it to the processor 20 or elsewhere, so that it can get reassembled with the payload.
Forwarding the header could also involve forwarding the packet, etc.
Referring now to FIG. 7, in addition to specifying byte dissemination counts obtained from the look-up table. The look-up table may have the decap to layer field set in the table. This field specifies that the front portion of a packet should be decapsulated up to a certain layer. As known, packets are defined in protocol layers used in the OSI (Open Systems Interconnect) seven layer network protocol. After passing through physical layer 1, the first software layer seen by the network processor layer is layer 2, also referred to as the link layer. The length of the bytes to be decapsulated is determined by parsing the packet layers prior to the layer that is to be the new start of the packet. The length can be added to the packet start offset.
FIG. 7 shows a variation where the decapsulation length is not specified in the table, but is determined by reading the packet itself. In other words, this would be a set of routines that would be inserted into the processing of FIG.
6 substitute encapsulated byte count from the packet into the offset.
A process 140 to determine this offset is shown in FIG.
7. The process 140 includes reading the table 142, determining that the decap to packet layer bit 144 has been set, and if set, retrieve the length of the layer to be removed by parsi.ng the header 146 and adding the length to the packet start offset 148. If the decap layer has not been set then the process simply skips. In any event, this process can be prepended to the process described in conjunction with FIG. 6.
A typical use of a decap to layer bit is to specify a decapsulation up to the layer 3 IP header. If the packet encapsulation is a multiprotocol over an ATM network such as the RFC 1483 standard, the layer 2 header length is determined by parsing the layer to header itself using the RFC 1483 length rules. However, if the packet encapsulation is classical IP the layer 2 length is determined by following the classical IP layer length rules. The packet encapsulation may be known by the port type it came in on from the prepended custom header from that port or may be obtained from the first look-up table in the current encap field.
Rather that each network protocol defining a separate protocol conversion this technique provides a generic approach. The approach saves code space and software development time-to-market. In an alternative embodiment, this technique can be implemented as a software library routine, e.g., a generic software building block for decapsulation/encapsulation, where customers can insert their proprietary header encapsulation and a customer's vendor need not get involved with customer's proprietary protocol designs.
A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.
The processor core 20 includes a RISC core 50 implemented in a five stage pipeline performing a single cycle shift of one operand or two operands in a single cycle, provides multiplication support and 32 bit barrel shift support. This RISC core 50 is a standard Strong Arm architecture but it is implemented with a five stage pipeline for performance reasons. The processor core 20 alsoincludes a 16 kilobyte instruction cache 52, an 8 kilobyte data cache 54 and a prefetch stream buffer 56. The core processor 20 performs arithmetic operations in parallel with memory writes and instruction fetches. The core processor 20 interfaces with other functional units via the ARM defined AMBA bus. The AMBA bus is a 32-bit bi-directional bus 32.
Referring to FIG. 3, the multiprocessor 12 is shown performing network routing functions. In one example, an asynchronous transfer mode (ATM), Ethernet and other types of packets enter through the network interface MAC devices and are sent to the network processor 12. These packets are processed in an application on the general purpose microprocessor 20 or on another processor that is coupled through the PCI bus interface (not shown). For reception and transmission of such packets, the application running on that processor 20 or the processor coupled through the PCI
bus, makes use of a network stack 72, which includes network management, control and signaling processes 74 to manage network communications.
The network stack 72 and the application run in the processor 20 that controls the microengines, or another processor coupled to the PCI bus. The paths of receive, transmit and data forwarding represent the transport of the packets through the processor 12. The management control, signaling, and the network stack 72 usually are not involved in data forwarding. Essentially, the processor 20 receives and transmits. The processor 20 generates new packets that are transmitted over the network. The processor 20 can be involved in data forwarding in the exceptional case. This would involve very unusual packets, which may need special handling and complex processing.
For data forwarding processes, the microengines 22a-22f are used. In some instances, data forwarding may occur at the general purpose processor 20 level. The signals Init is programmer's interface for initialization of microengine code. The signal Fini is used for termination (to put control info in a known state). The microengines 22a-22f provide fast, store and forward capabilities. The engines use a multilayer generic look-up process that performs validation, classification, policing and filtering using parallel hardware supported threads of the process.
Exceptions and control packets are passed to the processor 20 for processing at the network stack 72. A ternary network stack (not shown) can be located off-chip at a host via the PCI port or device port. This can be used to off-load the processor 20 or centralized management and control for one place. In some embodiments, the microengine is a compact RISC processor and can have limited instruction space. For this reason and for other reasons, it is desirable to reduce instruction code size,when running multiple protocols. The network processor 12 implements a generic forwarding process that can be used to handle various protocol types (both existing and future types) without exceeding instruction storage limits.
Referring now to FIG. 4, an management arrangement 80 for forwarding table structures 90 that are stored in memory is shown. The forwarding table structure management 80 includes a control and management structure 82 including a network stack interface 84 and table managers 86. The table managers 86 manage routing tables 90 that are stored in SRAM
and can include a plurality of tables such as shown in FIG.
4 including a layer 4 connection table 92, a layer 3 destination table 94, a layer 2 bridge table 96 and a layer 2 connection table 98. Additionally, data structures stored in memory can include a packet buffer 100, which is stored in DRAM. The microengines acting as packet data forwarding processors retrieve information from the routing tables 90 in SRAM and store and forward the packet information from the packet buffer in DRAM. The multiple tables 90 are set up by the control management processor 20. For example, a layer 2 connection table 96 can be used for ATM virtual circuits, frame relay connections MPLS labels or other low level connections. A layer 2 bridge table 96 could be used for Ethernet bridging. A layer 3 destination table 94 could be used for Internet protocol (IP) forwarding based on a destination IP address. The layer 4 connection table 92 could be used for IP forwarding based on source and destination ports, addresses and protocol. All these tables may require that the packet be decapsulated or encapsulated.
Once the tables 90 are populated with forwarding information in a generally conventional manner, packet data forwarding processors can receive packets, perform table look-ups to obtain information and convert packets as required by the table entry. The control management process sets up the tables 90 with a common format for the purpose of decapsulation and encapsulation.
Referring now to FIG. 5, exemplary table entries, a subset of which are included in each of the tables 90, is shown. The table entries include the following fields:
Forwarding Table Format Decap Flag. Indicates whether the bytes should be stripped from the packet. If this flag is asserted, then the number of bytes to strip is in Decap Byte Count field.
Decap To Layer. This field specifies decapsulation of header layers up to the specified layer. The length of the layer and hence the decapsulation is determined by parsing the packet header.
Decap Byte Count. This field specifies the number of bytes to remove from the front of the packet. Decap is performed by adjusting the packet start offset in the packet buffer.
Current Encap. This field specifies an identifier of the current packet encapsulation type.
Encap Flag. Indicates whether bytes should be prepended to the packet. If this flag is asserted, then the number of bytes is in Encap Byte Count field, and the bytes to be encapsulated is in the Encap Header field.
Encap Byte Count. Number of bytes to be prepended to the packet.
Encap Header. The actual bytes to be prepended.
Next Table Type. If non-zero, this indicated that a further lookup is required.
This gives the table type. For example, layer 3 routing or layer 4 connection table type. A
layer 3 routing lookup would use a longest prefix match lookup algorithm using the destination IP address. A layer 4 connection lookup would use a 104 bit hash algorithm using source and destination addresses, source and destination ports, and protocol.
Next Table Addr. There can be multiple next tables, and multiple next tables of the same type. This field specifies the base address of the table.
The flags get set or cleared by the management process.
Signaling and setting up connections are part of the network system that will determine that a certain path through the network requires a change of the header. There can be many reasons why a header can change. Usually a header change is used when the protocol changes from one network domain to another.
Referring now to FIG. 6, a process 110 for encapsulating/decapsulating generic protocols is shown.
Initially one of the microengines 22a-22f receives 112 a packet from the network interface. The packet is comprised of one or more headers followed by a payload. The microengine, e.g., 22a copies the payload portion of the packet to a packet buffer in DRAM and it may place the packet at an offset in the buffer to make room for any new header that could be prepended to the packet for packet forwarding. The packet offset parameter for that packet is set to a default value determined at the offset into the buffer. The microengine reads 114 in the first header of the packet and performs a layer 2 look-up. The layer 2 look-up will read the table layer 2 bridge table and/or layer 2 connection table. The tables will return various parameters such as decap or encap flags. The process 110 will determine 116 if the decap or encap flags are set. If the decap and encap flags are set, the process will add 118 the decap byte count to the packet start offset and will subtract 120 the encap byte count from the packet start offset and prepend the encap bytes to the packet. The process 110 tests 122 if there is a next table to examine by looking at the blank field in the currently read table. If there is a next table, the process 110 will parse the next header 124, fetch and read the next table. The process 110 continues looking to test the decap or encap flags being set.
If, however, the process did not determine that the decap and encap flags were set (116, above), it would determine 130 if the encap flag or the decap flag were set 132. If the encap flag was set, it will subtract 120 the encap flag byte count from the start offset and prepend the encap bytes to the packet. On the other hand, if the decap flag was only set 132, the process will add 134 a decap byte count to the buffer offset and, in any event, will check the next table 112. When the process determines that it is at the end of checking the tables, it will then classify and forward 136 the packet in a conventional manner. That is, the "no" condition indicates that the process can classify and forward. Forwarding the header can have the microengine take the header and send it to the processor 20 or elsewhere, so that it can get reassembled with the payload.
Forwarding the header could also involve forwarding the packet, etc.
Referring now to FIG. 7, in addition to specifying byte dissemination counts obtained from the look-up table. The look-up table may have the decap to layer field set in the table. This field specifies that the front portion of a packet should be decapsulated up to a certain layer. As known, packets are defined in protocol layers used in the OSI (Open Systems Interconnect) seven layer network protocol. After passing through physical layer 1, the first software layer seen by the network processor layer is layer 2, also referred to as the link layer. The length of the bytes to be decapsulated is determined by parsing the packet layers prior to the layer that is to be the new start of the packet. The length can be added to the packet start offset.
FIG. 7 shows a variation where the decapsulation length is not specified in the table, but is determined by reading the packet itself. In other words, this would be a set of routines that would be inserted into the processing of FIG.
6 substitute encapsulated byte count from the packet into the offset.
A process 140 to determine this offset is shown in FIG.
7. The process 140 includes reading the table 142, determining that the decap to packet layer bit 144 has been set, and if set, retrieve the length of the layer to be removed by parsi.ng the header 146 and adding the length to the packet start offset 148. If the decap layer has not been set then the process simply skips. In any event, this process can be prepended to the process described in conjunction with FIG. 6.
A typical use of a decap to layer bit is to specify a decapsulation up to the layer 3 IP header. If the packet encapsulation is a multiprotocol over an ATM network such as the RFC 1483 standard, the layer 2 header length is determined by parsing the layer to header itself using the RFC 1483 length rules. However, if the packet encapsulation is classical IP the layer 2 length is determined by following the classical IP layer length rules. The packet encapsulation may be known by the port type it came in on from the prepended custom header from that port or may be obtained from the first look-up table in the current encap field.
Rather that each network protocol defining a separate protocol conversion this technique provides a generic approach. The approach saves code space and software development time-to-market. In an alternative embodiment, this technique can be implemented as a software library routine, e.g., a generic software building block for decapsulation/encapsulation, where customers can insert their proprietary header encapsulation and a customer's vendor need not get involved with customer's proprietary protocol designs.
A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.
Claims (31)
1. A method of forwarding a network packet comprising:
reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared;
determining if the table returned decapsulate and encapsulate flags;
adding a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepending encapsulate bytes to the packet.
reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared;
determining if the table returned decapsulate and encapsulate flags;
adding a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepending encapsulate bytes to the packet.
2. The method of claim 1 wherein the table is populated with forwarding information.
3. The method of claim 1 wherein a forwarding table structure includes a control and management structure including a network stack interface and table managers.
4. The method of claim 3 wherein the table managers manage routing tables and can include a plurality of tables including a layer 3 connection table, a layer 3 destination table, a layer 2 bridge table and a layer 2 connection table.
5. The method of claim 1 wherein the table includes a flag to indicate whether the bytes should be stripped from the packet and a field that indicates the number of bytes to be stripped.
6. The method of claim 1 wherein the table includes a field that specifies decapsulation of header layers up to a specified layer.
7. The method of claim 1 wherein the table includes a field that specifies an identifier of a current packet encapsulation type.
8. The method of claim 1 wherein the table includes a flag that indicates whether bytes should be prepended to the packet, a field that specifies the number of bytes and the bytes to be encapsulated.
9. The method of claim 1 wherein the table includes a Next Table Type field which indicates that a further lookup is required and identifies the table type.
10. A method for encapsulating/decapsulating packets comprising:
receiving a packet;
reading in a first header of the packet and performing a layer 2 look-up reading a connection table which returns parameters;
determining if the table returned decapsulate and encapsulate flags;
adding a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepending the encapsulate bytes to the packet.
receiving a packet;
reading in a first header of the packet and performing a layer 2 look-up reading a connection table which returns parameters;
determining if the table returned decapsulate and encapsulate flags;
adding a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepending the encapsulate bytes to the packet.
11. The method of claim 10 further comprising:
determining if there is a next table to examine by looking at a blank field in the currently read table.
determining if there is a next table to examine by looking at a blank field in the currently read table.
12. The method of claim 11 wherein if there is a next table, parsing the next header and fetch and read the next table.
13. The method of claim 10 wherein if the decapsulate and encapsulate flags were not set, determining if the encapsulate flag or the decapsulate flag were set.
14. The method of claim 10 wherein if the encapsulate flag was set, subtracting the encapsulate flag byte count from the start offset and prepending the encapsulate flags to the packet.
15. The method of claim 10 wherein if the decapsulate flag was set adding a decapsulate byte count to the buffer offset and check the next table.
16. The method of claim 10 wherein the packet is comprised of one or more headers followed by a payload, the method further comprises:
copying the payload portion of the packet to a packet buffer.
copying the payload portion of the packet to a packet buffer.
17. The method of claim 16 wherein copying may place the packet at an offset in the buffer to make room for any new header that could be prepended to the packet for packet forwarding.
18. A computer program product residing on a computer readable media for forwarding a network packet, comprising instructions to cause a computer to:
read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared;
determine if the table returned decapsulate and encapsulate flags;
add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared;
determine if the table returned decapsulate and encapsulate flags;
add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
19. The computer program product of claim 18 wherein the table is populated with forwarding information.
20. The computer program product of claim 18 wherein a forwarding table structure includes a control and management structure including a network stack interface and table managers.
21. A computer program product residing on a computer readable media for forwarding a network packet comprising instructions to cause a computer to:
receive a packet;
read in a first header of the packet and perform a layer 2 look-up reading a connection table which returns parameters;
determine if the table returned decapsulate and encapsulate flags;
add a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
receive a packet;
read in a first header of the packet and perform a layer 2 look-up reading a connection table which returns parameters;
determine if the table returned decapsulate and encapsulate flags;
add a decapsulate byte count to a packet start offset and subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend encapsulate bytes to the packet.
22. The computer program product of claim 21 further comprising instructions to:
determine if there is a next table to examine by looking at a blank field in the currently read table.
determine if there is a next table to examine by looking at a blank field in the currently read table.
23. The computer program product of claim 22 wherein if there is a next table, the computer program executes instructions to:
parse the next header and fetch and read the next table.
parse the next header and fetch and read the next table.
24. The computer program product of claim 21 wherein the packet is comprised of one or more headers followed by a payload, the computer program product further comprising instructions to:
copy the payload portion of the packet to a packet buffer.
copy the payload portion of the packet to a packet buffer.
25. The computer program product of claim 24 wherein instructions to copy place the packet at an offset in the buffer to make room for any new header that could be prepended to the packet for packet forwarding.
26. A processor for processing a network packet comprising:
a computer storage media storing instructions to cause a computer to:
read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared;
determine if the table returned decapsulate and encapsulate flags;
add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend the encapsulate bytes to the packet.
a computer storage media storing instructions to cause a computer to:
read a table containing a plurality of flags to determine, which of the plurality of flags is set or cleared;
determine if the table returned decapsulate and encapsulate flags;
add a decapsulate byte count to a packet start offset and subtract an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and prepend the encapsulate bytes to the packet.
27. The processor of claim 26 wherein the table contains forwarding information.
28. An apparatus comprising:
means for reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared;
means for determining if the table returned decapsulate and encapsulate flags;
means for adding a decapsulate byte count to a packet start offset and for subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and means for prepending the encapsulate bytes to the packet.
means for reading a table containing a plurality of flags to determine which of the plurality of flags is set or cleared;
means for determining if the table returned decapsulate and encapsulate flags;
means for adding a decapsulate byte count to a packet start offset and for subtracting an encapsulate byte count from the packet start offset if the decapsulate and encapsulate flags are set; and means for prepending the encapsulate bytes to the packet.
29. The apparatus of claim 28 wherein the table is populated with forwarding information.
30. The apparatus of claim 28 wherein a forwarding table structure includes a control and management structure including a network stack interface and table managers.
31. The apparatus of claim 30 wherein the table managers manage routing tables and can include a plurality of tables including a layer 3 connection table, a layer 3 destination table, a layer 2 bridge table and a layer 2 connection table.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/966,349 | 2001-09-28 | ||
US09/966,349 US7126952B2 (en) | 2001-09-28 | 2001-09-28 | Multiprotocol decapsulation/encapsulation control structure and packet protocol conversion method |
PCT/US2002/029074 WO2003030461A1 (en) | 2001-09-28 | 2002-09-12 | Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2460530A1 CA2460530A1 (en) | 2003-04-10 |
CA2460530C true CA2460530C (en) | 2008-06-17 |
Family
ID=25511271
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002460530A Expired - Fee Related CA2460530C (en) | 2001-09-28 | 2002-09-12 | Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers |
Country Status (10)
Country | Link |
---|---|
US (1) | US7126952B2 (en) |
EP (1) | EP1430658B1 (en) |
KR (1) | KR100647949B1 (en) |
CN (1) | CN1593041B (en) |
AT (1) | ATE366494T1 (en) |
CA (1) | CA2460530C (en) |
DE (1) | DE60221030T2 (en) |
HK (1) | HK1067821A1 (en) |
TW (1) | TWI239164B (en) |
WO (1) | WO2003030461A1 (en) |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6983350B1 (en) | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
US6532509B1 (en) | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
US6694380B1 (en) | 1999-12-27 | 2004-02-17 | Intel Corporation | Mapping requests from a processing unit that uses memory-mapped input-output space |
US6661794B1 (en) | 1999-12-29 | 2003-12-09 | Intel Corporation | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
US7124166B2 (en) | 2001-04-30 | 2006-10-17 | Aol Llc | Duplicating digital streams for digital conferencing using switching technologies |
US8572278B2 (en) * | 2001-04-30 | 2013-10-29 | Facebook, Inc. | Generating multiple data streams from a single data source |
US7237033B2 (en) * | 2001-04-30 | 2007-06-26 | Aol Llc | Duplicating switch for streaming data units to a terminal |
US7149218B2 (en) * | 2001-12-05 | 2006-12-12 | International Business Machines Corporation | Cache line cut through of limited life data in a data processing system |
US7529242B1 (en) * | 2002-02-15 | 2009-05-05 | Symantec Corporation | Routing network packets for multi-processor network flow analysis |
TW561740B (en) * | 2002-06-06 | 2003-11-11 | Via Tech Inc | Network connecting device and data packet transferring method |
US8028092B2 (en) | 2002-06-28 | 2011-09-27 | Aol Inc. | Inserting advertising content |
US7136393B2 (en) * | 2002-07-19 | 2006-11-14 | Northrop Grumman Coporation | Information transmission system and method of data transmission |
US7181742B2 (en) * | 2002-11-19 | 2007-02-20 | Intel Corporation | Allocation of packets and threads |
US7346058B1 (en) * | 2002-11-27 | 2008-03-18 | Cisco Technology, Inc. | Multiprotocol encapsulation system and method |
US7042885B2 (en) * | 2002-12-05 | 2006-05-09 | Nokia Inc. | System and method for implementing a distributed service platform using a system-wide switchtag definition |
US7355974B2 (en) * | 2003-01-27 | 2008-04-08 | International Business Machines Corporation | Method for forwarding data packets by a router |
US20040196843A1 (en) * | 2003-02-20 | 2004-10-07 | Alcatel | Protection of network infrastructure and secure communication of control information thereto |
US7644177B2 (en) * | 2003-02-28 | 2010-01-05 | Cisco Technology, Inc. | Multicast-routing-protocol-independent realization of IP multicast forwarding |
US7386010B2 (en) * | 2003-06-13 | 2008-06-10 | Corrigent Systems Ltd | Multiprotocol media conversion |
KR100560761B1 (en) * | 2003-07-08 | 2006-03-13 | 삼성전자주식회사 | Interface conversion system and interface conversion method |
US7447203B2 (en) | 2003-07-29 | 2008-11-04 | At&T Intellectual Property I, L.P. | Broadband access for virtual private networks |
US8019841B2 (en) * | 2003-09-30 | 2011-09-13 | Nortel Networks Limited | Zoning for distance pricing and network engineering in connectionless and connection-oriented networks |
US20050223111A1 (en) * | 2003-11-04 | 2005-10-06 | Nehru Bhandaru | Secure, standards-based communications across a wide-area network |
US7417995B2 (en) * | 2004-01-20 | 2008-08-26 | Nortel Networks Limited | Method and system for frame relay and ethernet service interworking |
US8804728B2 (en) * | 2004-01-20 | 2014-08-12 | Rockstar Consortium Us Lp | Ethernet differentiated services conditioning |
US7333508B2 (en) * | 2004-01-20 | 2008-02-19 | Nortel Networks Limited | Method and system for Ethernet and frame relay network interworking |
US7505466B2 (en) * | 2004-01-20 | 2009-03-17 | Nortel Networks Limited | Method and system for ethernet and ATM network interworking |
US7406088B2 (en) * | 2004-01-20 | 2008-07-29 | Nortel Networks Limited | Method and system for ethernet and ATM service interworking |
KR100604835B1 (en) * | 2004-02-24 | 2006-07-26 | 삼성전자주식회사 | Protocol conversion and arbitration circuit, System having the same, and method for converting and arbitrating signals |
US7688849B2 (en) * | 2004-04-20 | 2010-03-30 | Nortel Networks Limited | Method and system for quality of service support for Ethernet multiservice interworking over multiprotocol lable switching |
US20060072595A1 (en) * | 2004-10-05 | 2006-04-06 | Cisco Technology, Inc. | System and method for service tagging for enhanced packet processing in a network environment |
US20060215648A1 (en) * | 2005-03-22 | 2006-09-28 | Teng-Yi Jen | System and method for hardware based protocol conversion between audio-visual stream and ip network |
US8218770B2 (en) * | 2005-09-13 | 2012-07-10 | Agere Systems Inc. | Method and apparatus for secure key management and protection |
US8521955B2 (en) | 2005-09-13 | 2013-08-27 | Lsi Corporation | Aligned data storage for network attached media streaming systems |
US7599364B2 (en) * | 2005-09-13 | 2009-10-06 | Agere Systems Inc. | Configurable network connection address forming hardware |
JP2007206955A (en) * | 2006-02-01 | 2007-08-16 | Sony Corp | Apparatus and method for information processing, program, and recording medium |
JP2007235211A (en) * | 2006-02-27 | 2007-09-13 | Fujitsu Ltd | Data transmitter-receiver, data transmission reception method, and data transmission reception program |
US8543706B2 (en) * | 2006-05-23 | 2013-09-24 | Freebit Co., Ltd. | Communication module for connecting application program to virtual private network |
US7583674B2 (en) * | 2006-11-20 | 2009-09-01 | Alcatel Lucent | Switch and method for supporting internet protocol (IP) network tunnels |
CN101471817B (en) * | 2007-12-27 | 2011-11-30 | 华为技术有限公司 | Method, system and equipment for monitoring flux of connectionless IP network |
CN103067199B (en) * | 2012-12-19 | 2015-11-25 | 华为技术有限公司 | Depth message detection result diffusion method and device |
US9871666B2 (en) | 2015-06-25 | 2018-01-16 | AvaLAN Wireless Systems, Inc. | Intermediate unicast network and method for multicast data networks |
WO2020255309A1 (en) * | 2019-06-19 | 2020-12-24 | 三菱電機株式会社 | Instruction conversion device, method, and program |
TWI820977B (en) * | 2022-10-21 | 2023-11-01 | 中原大學 | Packet sorting and reassembly circuit module |
Family Cites Families (165)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3373408A (en) * | 1965-04-16 | 1968-03-12 | Rca Corp | Computer capable of switching between programs without storage and retrieval of the contents of operation registers |
US3478322A (en) | 1967-05-23 | 1969-11-11 | Ibm | Data processor employing electronically changeable control storage |
US3736566A (en) * | 1971-08-18 | 1973-05-29 | Ibm | Central processing unit with hardware controlled checkpoint and retry facilities |
BE795789A (en) * | 1972-03-08 | 1973-06-18 | Burroughs Corp | MICROPROGRAM CONTAINING A MICRO-RECOVERY INSTRUCTION |
IT986411B (en) * | 1973-06-05 | 1975-01-30 | Olivetti E C Spa | SYSTEM TO TRANSFER THE CONTROL OF PROCESSING FROM A FIRST PRIORITY LEVEL TO A SECOND PRIORITY LEVEL |
US4016548A (en) * | 1975-04-11 | 1977-04-05 | Sperry Rand Corporation | Communication multiplexer module |
CH584488A5 (en) * | 1975-05-05 | 1977-01-31 | Ibm | |
US4075691A (en) * | 1975-11-06 | 1978-02-21 | Bunker Ramo Corporation | Communication control unit |
US4130890A (en) | 1977-06-08 | 1978-12-19 | Itt Industries, Inc. | Integrated DDC memory with bitwise erase |
JPS56164464A (en) * | 1980-05-21 | 1981-12-17 | Tatsuo Nogi | Parallel processing computer |
US4400770A (en) | 1980-11-10 | 1983-08-23 | International Business Machines Corporation | Cache synonym detection and handling means |
CA1179069A (en) | 1981-04-10 | 1984-12-04 | Yasushi Fukunaga | Data transmission apparatus for a multiprocessor system |
US4831358A (en) * | 1982-12-21 | 1989-05-16 | Texas Instruments Incorporated | Communications system employing control line minimization |
US4709347A (en) | 1984-12-17 | 1987-11-24 | Honeywell Inc. | Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network |
US4890222A (en) | 1984-12-17 | 1989-12-26 | Honeywell Inc. | Apparatus for substantially syncronizing the timing subsystems of the physical modules of a local area network |
US4745544A (en) * | 1985-12-12 | 1988-05-17 | Texas Instruments Incorporated | Master/slave sequencing processor with forced I/O |
US4788640A (en) | 1986-01-17 | 1988-11-29 | Intel Corporation | Priority logic system |
US5297260A (en) | 1986-03-12 | 1994-03-22 | Hitachi, Ltd. | Processor having a plurality of CPUS with one CPU being normally connected to common bus |
US4890218A (en) | 1986-07-02 | 1989-12-26 | Raytheon Company | Variable length instruction decoding apparatus having cross coupled first and second microengines |
US4866664A (en) | 1987-03-09 | 1989-09-12 | Unisys Corporation | Intercomputer communication control apparatus & method |
US5142683A (en) | 1987-03-09 | 1992-08-25 | Unisys Corporation | Intercomputer communication control apparatus and method |
US5115507A (en) * | 1987-12-23 | 1992-05-19 | U.S. Philips Corp. | System for management of the priorities of access to a memory and its application |
FR2625340B1 (en) * | 1987-12-23 | 1990-05-04 | Labo Electronique Physique | GRAPHIC SYSTEM WITH GRAPHIC CONTROLLER AND DRAM CONTROLLER |
DE68913629T2 (en) | 1988-03-14 | 1994-06-16 | Unisys Corp | BLOCK LOCKING PROCESSOR FOR MULTIPLE PROCESSING DATA SYSTEM. |
US5155854A (en) | 1989-02-03 | 1992-10-13 | Digital Equipment Corporation | System for arbitrating communication requests using multi-pass control unit based on availability of system resources |
US5155831A (en) | 1989-04-24 | 1992-10-13 | International Business Machines Corporation | Data processing system with fast queue store interposed between store-through caches and a main memory |
US5168555A (en) | 1989-09-06 | 1992-12-01 | Unisys Corporation | Initial program load control |
US5263169A (en) | 1989-11-03 | 1993-11-16 | Zoran Corporation | Bus arbitration and resource management for concurrent vector signal processor architecture |
DE3942977A1 (en) | 1989-12-23 | 1991-06-27 | Standard Elektrik Lorenz Ag | METHOD FOR RESTORING THE CORRECT SEQUENCE OF CELLS, ESPECIALLY IN AN ATM SWITCHING CENTER, AND OUTPUT UNIT THEREFOR |
US5179702A (en) * | 1989-12-29 | 1993-01-12 | Supercomputer Systems Limited Partnership | System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel execution thread scheduling |
DE69132495T2 (en) * | 1990-03-16 | 2001-06-13 | Texas Instruments Inc | Distributed processing memory |
US5390329A (en) * | 1990-06-11 | 1995-02-14 | Cray Research, Inc. | Responding to service requests using minimal system-side context in a multiprocessor environment |
US5347648A (en) | 1990-06-29 | 1994-09-13 | Digital Equipment Corporation | Ensuring write ordering under writeback cache error conditions |
US5404482A (en) * | 1990-06-29 | 1995-04-04 | Digital Equipment Corporation | Processor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fills |
US5432918A (en) | 1990-06-29 | 1995-07-11 | Digital Equipment Corporation | Method and apparatus for ordering read and write operations using conflict bits in a write queue |
US5251205A (en) | 1990-09-04 | 1993-10-05 | Digital Equipment Corporation | Multiple protocol routing |
US5367678A (en) | 1990-12-06 | 1994-11-22 | The Regents Of The University Of California | Multiprocessor system having statically determining resource allocation schedule at compile time and the using of static schedule with processor signals to control the execution time dynamically |
KR960001273B1 (en) * | 1991-04-30 | 1996-01-25 | 가부시키가이샤 도시바 | Single chip microcomputer |
US5255239A (en) | 1991-08-13 | 1993-10-19 | Cypress Semiconductor Corporation | Bidirectional first-in-first-out memory device with transparent and user-testable capabilities |
US5623489A (en) * | 1991-09-26 | 1997-04-22 | Ipc Information Systems, Inc. | Channel allocation system for distributed digital switching network |
US5392412A (en) * | 1991-10-03 | 1995-02-21 | Standard Microsystems Corporation | Data communication controller for use with a single-port data packet buffer |
GB2260429B (en) * | 1991-10-11 | 1995-05-24 | Intel Corp | Versatile cache memory |
US5392391A (en) * | 1991-10-18 | 1995-02-21 | Lsi Logic Corporation | High performance graphics applications controller |
EP0538817B1 (en) | 1991-10-21 | 2001-07-25 | Kabushiki Kaisha Toshiba | High-speed processor capable of handling multiple interrupts |
US5452437A (en) | 1991-11-18 | 1995-09-19 | Motorola, Inc. | Methods of debugging multiprocessor system |
EP0544083A3 (en) | 1991-11-26 | 1994-09-14 | Ibm | Interleaved risc-type parallel processor and processing methods |
US5442797A (en) * | 1991-12-04 | 1995-08-15 | Casavant; Thomas L. | Latency tolerant risc-based multiple processor with event driven locality managers resulting from variable tagging |
JP2823767B2 (en) * | 1992-02-03 | 1998-11-11 | 松下電器産業株式会社 | Register file |
US5404469A (en) * | 1992-02-25 | 1995-04-04 | Industrial Technology Research Institute | Multi-threaded microprocessor architecture utilizing static interleaving |
US5742760A (en) * | 1992-05-12 | 1998-04-21 | Compaq Computer Corporation | Network packet switch using shared memory for repeating and bridging packets at media rate |
US5459842A (en) | 1992-06-26 | 1995-10-17 | International Business Machines Corporation | System for combining data from multiple CPU write requests via buffers and using read-modify-write operation to write the combined data to the memory |
DE4223600C2 (en) | 1992-07-17 | 1994-10-13 | Ibm | Multiprocessor computer system and method for transmitting control information and data information between at least two processor units of a computer system |
US5404484A (en) * | 1992-09-16 | 1995-04-04 | Hewlett-Packard Company | Cache system for reducing memory latency times |
ATE188559T1 (en) * | 1992-12-23 | 2000-01-15 | Centre Electron Horloger | MULTI-TASKING CONTROL DEVICE WITH LOW ENERGY CONSUMPTION |
US5404464A (en) * | 1993-02-11 | 1995-04-04 | Ast Research, Inc. | Bus control system and method that selectively generate an early address strobe |
US5448702A (en) | 1993-03-02 | 1995-09-05 | International Business Machines Corporation | Adapters with descriptor queue management capability |
US5522069A (en) * | 1993-04-30 | 1996-05-28 | Zenith Data Systems Corporation | Symmetric multiprocessing system with unified environment and distributed system functions |
CA2122182A1 (en) | 1993-05-20 | 1994-11-21 | Rene Leblanc | Method for rapid prototyping of programming problems |
JPH0740746A (en) * | 1993-07-29 | 1995-02-10 | Aisin Seiki Co Ltd | Checking mechanism of sunshine roof device for vehicle |
CA2107299C (en) | 1993-09-29 | 1997-02-25 | Mehrad Yasrebi | High performance machine for switched communications in a heterogenous data processing network gateway |
US5446736A (en) * | 1993-10-07 | 1995-08-29 | Ast Research, Inc. | Method and apparatus for connecting a node to a wireless network using a standard protocol |
US5450351A (en) | 1993-11-19 | 1995-09-12 | International Business Machines Corporation | Content addressable memory implementation with random access memory |
US5515296A (en) * | 1993-11-24 | 1996-05-07 | Intel Corporation | Scan path for encoding and decoding two-dimensional signals |
US5809237A (en) | 1993-11-24 | 1998-09-15 | Intel Corporation | Registration of computer-based conferencing system |
US5740402A (en) * | 1993-12-15 | 1998-04-14 | Silicon Graphics, Inc. | Conflict resolution in interleaved memory systems with multiple parallel accesses |
US5485455A (en) * | 1994-01-28 | 1996-01-16 | Cabletron Systems, Inc. | Network having secure fast packet switching and guaranteed quality of service |
US5754764A (en) * | 1994-02-22 | 1998-05-19 | National Semiconductor Corp. | Combination of input output circuitry and local area network systems |
US5490204A (en) | 1994-03-01 | 1996-02-06 | Safco Corporation | Automated quality assessment system for cellular networks |
JP3547482B2 (en) * | 1994-04-15 | 2004-07-28 | 株式会社日立製作所 | Information processing equipment |
US5542088A (en) | 1994-04-29 | 1996-07-30 | Intergraph Corporation | Method and apparatus for enabling control of task execution |
US5721870A (en) * | 1994-05-25 | 1998-02-24 | Nec Corporation | Lock control for a shared main storage data processing system |
US5544236A (en) | 1994-06-10 | 1996-08-06 | At&T Corp. | Access to unsubscribed features |
US5574922A (en) | 1994-06-17 | 1996-11-12 | Apple Computer, Inc. | Processor with sequences of processor instructions for locked memory updates |
US5781774A (en) | 1994-06-29 | 1998-07-14 | Intel Corporation | Processor having operating modes for an upgradeable multiprocessor computer system |
JP3810449B2 (en) * | 1994-07-20 | 2006-08-16 | 富士通株式会社 | Queue device |
US5781551A (en) | 1994-09-15 | 1998-07-14 | Texas Instruments Incorporated | Computer communications system with tree architecture and communications method |
US5568476A (en) | 1994-10-26 | 1996-10-22 | 3Com Corporation | Method and apparatus for avoiding packet loss on a CSMA/CD-type local area network using receive-sense-based jam signal |
JP3169779B2 (en) * | 1994-12-19 | 2001-05-28 | 日本電気株式会社 | Multi-thread processor |
US5550816A (en) | 1994-12-29 | 1996-08-27 | Storage Technology Corporation | Method and apparatus for virtual switching |
US5784712A (en) | 1995-03-01 | 1998-07-21 | Unisys Corporation | Method and apparatus for locally generating addressing information for a memory access |
US5701434A (en) | 1995-03-16 | 1997-12-23 | Hitachi, Ltd. | Interleave memory controller with a common access queue |
US5649157A (en) | 1995-03-30 | 1997-07-15 | Hewlett-Packard Co. | Memory controller with priority queues |
US5581729A (en) | 1995-03-31 | 1996-12-03 | Sun Microsystems, Inc. | Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system |
US5886992A (en) * | 1995-04-14 | 1999-03-23 | Valtion Teknillinen Tutkimuskeskus | Frame synchronized ring system and method |
US5758184A (en) * | 1995-04-24 | 1998-05-26 | Microsoft Corporation | System for performing asynchronous file operations requested by runnable threads by processing completion messages with different queue thread and checking for completion by runnable threads |
US5592622A (en) * | 1995-05-10 | 1997-01-07 | 3Com Corporation | Network intermediate system with message passing architecture |
JPH08320797A (en) | 1995-05-24 | 1996-12-03 | Fuji Xerox Co Ltd | Program control system |
US5828746A (en) | 1995-06-07 | 1998-10-27 | Lucent Technologies Inc. | Telecommunications network |
US5828863A (en) | 1995-06-09 | 1998-10-27 | Canon Information Systems, Inc. | Interface device connected between a LAN and a printer for outputting formatted debug information about the printer to the printer |
US5651002A (en) | 1995-07-12 | 1997-07-22 | 3Com Corporation | Internetworking device with enhanced packet header translation and memory |
US5613071A (en) * | 1995-07-14 | 1997-03-18 | Intel Corporation | Method and apparatus for providing remote memory access in a distributed memory multiprocessor system |
US5680641A (en) | 1995-08-16 | 1997-10-21 | Sharp Microelectronics Technology, Inc. | Multiple register bank system for concurrent I/O operation in a CPU datapath |
US5689566A (en) | 1995-10-24 | 1997-11-18 | Nguyen; Minhtam C. | Network with secure communications sessions |
US5809530A (en) | 1995-11-13 | 1998-09-15 | Motorola, Inc. | Method and apparatus for processing multiple cache misses using reload folding and store merging |
KR0150072B1 (en) | 1995-11-30 | 1998-10-15 | 양승택 | Device for controlling memory data path in parallel processing computer system |
US5796413A (en) | 1995-12-06 | 1998-08-18 | Compaq Computer Corporation | Graphics controller utilizing video memory to provide macro command capability and enhanched command buffering |
US5898701A (en) * | 1995-12-21 | 1999-04-27 | Cypress Semiconductor Corporation | Method and apparatus for testing a device |
US5699537A (en) | 1995-12-22 | 1997-12-16 | Intel Corporation | Processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions |
DE19681186D2 (en) * | 1995-12-29 | 1999-03-11 | Tixi Com Gmbh | Process and microcomputer system for automatic, secure and direct data transmission |
US6201807B1 (en) * | 1996-02-27 | 2001-03-13 | Lucent Technologies | Real-time hardware method and apparatus for reducing queue processing |
US5761507A (en) | 1996-03-05 | 1998-06-02 | International Business Machines Corporation | Client/server architecture supporting concurrent servers within a server with a transaction manager providing server/connection decoupling |
US5809235A (en) | 1996-03-08 | 1998-09-15 | International Business Machines Corporation | Object oriented network event management framework |
US5764915A (en) | 1996-03-08 | 1998-06-09 | International Business Machines Corporation | Object-oriented communication interface for network protocol access using the selected newly created protocol interface object and newly created protocol layer objects in the protocol stack |
US5797043A (en) | 1996-03-13 | 1998-08-18 | Diamond Multimedia Systems, Inc. | System for managing the transfer of data between FIFOs within pool memory and peripherals being programmable with identifications of the FIFOs |
US5784649A (en) | 1996-03-13 | 1998-07-21 | Diamond Multimedia Systems, Inc. | Multi-threaded FIFO pool buffer and bus transfer control system |
US6199133B1 (en) * | 1996-03-29 | 2001-03-06 | Compaq Computer Corporation | Management communication bus for networking devices |
KR100219597B1 (en) * | 1996-03-30 | 1999-09-01 | 윤종용 | Queuing control method in cd-rom drive |
US5768528A (en) | 1996-05-24 | 1998-06-16 | V-Cast, Inc. | Client-server system for delivery of online information |
JP3541335B2 (en) * | 1996-06-28 | 2004-07-07 | 富士通株式会社 | Information processing apparatus and distributed processing control method |
US6023742A (en) * | 1996-07-18 | 2000-02-08 | University Of Washington | Reconfigurable computing architecture for providing pipelined data paths |
US5745913A (en) * | 1996-08-05 | 1998-04-28 | Exponential Technology, Inc. | Multi-processor DRAM controller that prioritizes row-miss requests to stale banks |
US5812868A (en) | 1996-09-16 | 1998-09-22 | Motorola Inc. | Method and apparatus for selecting a register file in a data processing system |
CA2278447A1 (en) * | 1996-11-08 | 1998-05-14 | Pmc-Sierra (Maryland), Inc. | Method and apparatus to translate data streams among multiple parties |
US5860158A (en) * | 1996-11-15 | 1999-01-12 | Samsung Electronics Company, Ltd. | Cache control unit with a cache request transaction-oriented protocol |
US5905876A (en) * | 1996-12-16 | 1999-05-18 | Intel Corporation | Queue ordering for memory and I/O transactions in a multiple concurrent transaction computer system |
US6212542B1 (en) * | 1996-12-16 | 2001-04-03 | International Business Machines Corporation | Method and system for executing a program within a multiscalar processor by processing linked thread descriptors |
US6256115B1 (en) * | 1997-02-21 | 2001-07-03 | Worldquest Network, Inc. | Facsimile network |
US5742587A (en) * | 1997-02-28 | 1998-04-21 | Lanart Corporation | Load balancing port switching hub |
US5905889A (en) * | 1997-03-20 | 1999-05-18 | International Business Machines Corporation | Resource management system using next available integer from an integer pool and returning the integer thereto as the next available integer upon completion of use |
US6535878B1 (en) * | 1997-05-02 | 2003-03-18 | Roxio, Inc. | Method and system for providing on-line interactivity over a server-client network |
US6182177B1 (en) * | 1997-06-13 | 2001-01-30 | Intel Corporation | Method and apparatus for maintaining one or more queues of elements such as commands using one or more token queues |
US6067585A (en) * | 1997-06-23 | 2000-05-23 | Compaq Computer Corporation | Adaptive interface controller that can operate with segments of different protocol and transmission rates in a single integrated device |
US5887134A (en) * | 1997-06-30 | 1999-03-23 | Sun Microsystems | System and method for preserving message order while employing both programmed I/O and DMA operations |
US6393483B1 (en) * | 1997-06-30 | 2002-05-21 | Adaptec, Inc. | Method and apparatus for network interface card load balancing and port aggregation |
US6170051B1 (en) * | 1997-08-01 | 2001-01-02 | Micron Technology, Inc. | Apparatus and method for program level parallelism in a VLIW processor |
US6014729A (en) * | 1997-09-29 | 2000-01-11 | Firstpass, Inc. | Shared memory arbitration apparatus and method |
US6032190A (en) * | 1997-10-03 | 2000-02-29 | Ascend Communications, Inc. | System and method for processing data packets |
US6061710A (en) * | 1997-10-29 | 2000-05-09 | International Business Machines Corporation | Multithreaded processor incorporating a thread latch register for interrupt service new pending threads |
DE69822591T2 (en) * | 1997-11-19 | 2005-03-24 | Imec Vzw | System and method for context switching over predetermined breakpoints |
US6360262B1 (en) * | 1997-11-24 | 2002-03-19 | International Business Machines Corporation | Mapping web server objects to TCP/IP ports |
US6070231A (en) * | 1997-12-02 | 2000-05-30 | Intel Corporation | Method and apparatus for processing memory requests that require coherency transactions |
JPH11203860A (en) * | 1998-01-07 | 1999-07-30 | Nec Corp | Semiconductor memory device |
US6223238B1 (en) * | 1998-03-31 | 2001-04-24 | Micron Electronics, Inc. | Method of peer-to-peer mastering over a computer bus |
KR100280460B1 (en) * | 1998-04-08 | 2001-02-01 | 김영환 | Data processing device and its multiple thread processing method |
US6570850B1 (en) * | 1998-04-23 | 2003-05-27 | Giganet, Inc. | System and method for regulating message flow in a digital data network |
FR2778809B1 (en) * | 1998-05-18 | 2000-07-28 | Inst Nat Rech Inf Automat | INSTALLATION FOR TRANSMITTING MESSAGES WITH IMPROVED STATIONS, AND CORRESPONDING METHOD |
US6067300A (en) * | 1998-06-11 | 2000-05-23 | Cabletron Systems, Inc. | Method and apparatus for optimizing the transfer of data packets between local area networks |
US6157955A (en) * | 1998-06-15 | 2000-12-05 | Intel Corporation | Packet processing system including a policy engine having a classification unit |
US6373848B1 (en) * | 1998-07-28 | 2002-04-16 | International Business Machines Corporation | Architecture for a multi-port adapter with a single media access control (MAC) |
US6393026B1 (en) * | 1998-09-17 | 2002-05-21 | Nortel Networks Limited | Data packet processing system and method for a router |
US6526451B2 (en) * | 1998-09-30 | 2003-02-25 | Stmicroelectronics, Inc. | Method and network device for creating circular queue structures in shared memory |
DE19846274A1 (en) * | 1998-10-08 | 2000-04-20 | Alcatel Sa | Method for carrying out cooperative multitasking in a communications network and network element therefor |
US6347344B1 (en) * | 1998-10-14 | 2002-02-12 | Hitachi, Ltd. | Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor |
US6366998B1 (en) * | 1998-10-14 | 2002-04-02 | Conexant Systems, Inc. | Reconfigurable functional units for implementing a hybrid VLIW-SIMD programming model |
US6212611B1 (en) * | 1998-11-03 | 2001-04-03 | Intel Corporation | Method and apparatus for providing a pipelined memory controller |
US6389449B1 (en) * | 1998-12-16 | 2002-05-14 | Clearwater Networks, Inc. | Interstream control and communications for multi-streaming digital processors |
US6338078B1 (en) * | 1998-12-17 | 2002-01-08 | International Business Machines Corporation | System and method for sequencing packets for multiprocessor parallelization in a computer network system |
US6356692B1 (en) * | 1999-02-04 | 2002-03-12 | Hitachi, Ltd. | Optical module, transmitter, receiver, optical switch, optical communication unit, add-and-drop multiplexing unit, and method for manufacturing the optical module |
US6404752B1 (en) * | 1999-08-27 | 2002-06-11 | International Business Machines Corporation | Network switch using network processor and methods |
US6606704B1 (en) * | 1999-08-31 | 2003-08-12 | Intel Corporation | Parallel multithreaded processor with plural microengines executing multiple threads each microengine having loadable microcode |
US6668317B1 (en) * | 1999-08-31 | 2003-12-23 | Intel Corporation | Microengine for parallel processor architecture |
US6983350B1 (en) * | 1999-08-31 | 2006-01-03 | Intel Corporation | SDRAM controller for parallel processor architecture |
EP1188294B1 (en) * | 1999-10-14 | 2008-03-26 | Bluearc UK Limited | Apparatus and method for hardware implementation or acceleration of operating system functions |
US6529983B1 (en) * | 1999-11-03 | 2003-03-04 | Cisco Technology, Inc. | Group and virtual locking mechanism for inter processor synchronization |
US6532509B1 (en) * | 1999-12-22 | 2003-03-11 | Intel Corporation | Arbitrating command requests in a parallel multi-threaded processing system |
US6694380B1 (en) * | 1999-12-27 | 2004-02-17 | Intel Corporation | Mapping requests from a processing unit that uses memory-mapped input-output space |
US6324624B1 (en) * | 1999-12-28 | 2001-11-27 | Intel Corporation | Read lock miss control and queue management |
US6560667B1 (en) * | 1999-12-28 | 2003-05-06 | Intel Corporation | Handling contiguous memory references in a multi-queue system |
US6625654B1 (en) * | 1999-12-28 | 2003-09-23 | Intel Corporation | Thread signaling in multi-threaded network processor |
US6307789B1 (en) * | 1999-12-28 | 2001-10-23 | Intel Corporation | Scratchpad memory |
US6631430B1 (en) * | 1999-12-28 | 2003-10-07 | Intel Corporation | Optimizations to receive packet status from fifo bus |
US6661794B1 (en) * | 1999-12-29 | 2003-12-09 | Intel Corporation | Method and apparatus for gigabit packet assignment for multithreaded packet processing |
US6631462B1 (en) * | 2000-01-05 | 2003-10-07 | Intel Corporation | Memory shared between processing threads |
US6678746B1 (en) * | 2000-08-01 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Processing network packets |
US6553406B1 (en) * | 2000-08-03 | 2003-04-22 | Prelude Systems, Inc. | Process thread system receiving request packet from server thread, initiating process thread in response to request packet, synchronizing thread process between clients-servers. |
-
2001
- 2001-09-28 US US09/966,349 patent/US7126952B2/en not_active Expired - Fee Related
-
2002
- 2002-09-12 WO PCT/US2002/029074 patent/WO2003030461A1/en active Search and Examination
- 2002-09-12 CA CA002460530A patent/CA2460530C/en not_active Expired - Fee Related
- 2002-09-12 EP EP02780304A patent/EP1430658B1/en not_active Expired - Lifetime
- 2002-09-12 DE DE60221030T patent/DE60221030T2/en not_active Expired - Lifetime
- 2002-09-12 KR KR1020037017306A patent/KR100647949B1/en not_active IP Right Cessation
- 2002-09-12 AT AT02780304T patent/ATE366494T1/en not_active IP Right Cessation
- 2002-09-12 CN CN028233824A patent/CN1593041B/en not_active Expired - Fee Related
- 2002-09-27 TW TW091122365A patent/TWI239164B/en not_active IP Right Cessation
-
2004
- 2004-11-03 HK HK04108656A patent/HK1067821A1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CN1593041B (en) | 2011-06-29 |
CA2460530A1 (en) | 2003-04-10 |
KR100647949B1 (en) | 2006-11-17 |
DE60221030D1 (en) | 2007-08-16 |
ATE366494T1 (en) | 2007-07-15 |
DE60221030T2 (en) | 2008-03-20 |
TWI239164B (en) | 2005-09-01 |
EP1430658B1 (en) | 2007-07-04 |
CN1593041A (en) | 2005-03-09 |
EP1430658A1 (en) | 2004-06-23 |
HK1067821A1 (en) | 2005-04-15 |
US7126952B2 (en) | 2006-10-24 |
KR20040019037A (en) | 2004-03-04 |
US20030067934A1 (en) | 2003-04-10 |
WO2003030461A1 (en) | 2003-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2460530C (en) | Method, apparatus and computer program for the decapsulation and encapsulation of packets with multiple headers | |
JP4755390B2 (en) | Method and apparatus for controlling the flow of data between data processing systems via a memory | |
US9280297B1 (en) | Transactional memory that supports a put with low priority ring command | |
US8265092B2 (en) | Adaptive low latency receive queues | |
US9678866B1 (en) | Transactional memory that supports put and get ring commands | |
JP4755391B2 (en) | Method and apparatus for controlling the flow of data between data processing systems via a memory | |
US6560667B1 (en) | Handling contiguous memory references in a multi-queue system | |
EP1313273B1 (en) | System having two or more packet interfaces, a switch, a shared packet DMA (Direct Memory Access) circuit and a L2 (Level 2) cache | |
US6631430B1 (en) | Optimizations to receive packet status from fifo bus | |
JP4317365B2 (en) | Method and apparatus for transferring interrupts from a peripheral device to a host computer system | |
JP2002524005A (en) | Intelligent network interface device and system for speeding up communication | |
US7293158B2 (en) | Systems and methods for implementing counters in a network processor with cost effective memory | |
US6816889B1 (en) | Assignment of dual port memory banks for a CPU and a host channel adapter in an InfiniBand computing node | |
US7710990B2 (en) | Adaptive low latency receive queues | |
US9342313B2 (en) | Transactional memory that supports a get from one of a set of rings command | |
US20020049875A1 (en) | Data communications interfaces | |
US20020049878A1 (en) | Data communications interfaces | |
US20150220446A1 (en) | Transactional memory that is programmable to output an alert if a predetermined memory write occurs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |
Effective date: 20140912 |