CA2445711C - Modular computer system - Google Patents
Modular computer system Download PDFInfo
- Publication number
- CA2445711C CA2445711C CA2445711A CA2445711A CA2445711C CA 2445711 C CA2445711 C CA 2445711C CA 2445711 A CA2445711 A CA 2445711A CA 2445711 A CA2445711 A CA 2445711A CA 2445711 C CA2445711 C CA 2445711C
- Authority
- CA
- Canada
- Prior art keywords
- computer system
- module
- modular computer
- specified
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/4045—Coupling between buses using bus bridges where the bus bridge performs an extender function
Abstract
A modular computer system (20) including a universal connectivity station (UCS) (22) interconnected to a plurality of remote modules (30, 32, 34, 36, 38, 42) via a plurality of respective high speed serial links (26, 40) such as based on proprietary Split-BridgeTM technology. The plurality modules, including a processor module (42) which may include core parts including a CPU, memory, AGP Graphics, and system bus interface may be remotely located from each of the other modules, including the UCS (22). The present invention achieves technical advantages wherein each module of the modular computer system (20) appear to each device to be interconnected to the other on a parallel bus since the high speed serial links appear transparent. Preferably, although not necessary, each of the modules including the UCS (22) are based on the PCI bus architecture, or the PCMCIA bus architecture, although other bus architectures are well suited to be incorporated using the present invention. The processor module can be upgraded to change or improve the performance of the modular computer system (20) without requiring any changes to the remaining system, thus drastically improving the price to performance trade-offs of the system. Moreover, the operating system (OS) of each module, including both the software and harware, do not need to be changed as the entire modular system (20) is based on a common architecture, such as the PCI or Cardbus bus architecture.
Description
MODULAR COMPUTER SYSTEM
CROSS REFERENCE TO RELATED APPLICATIONS
This application claims priority of provisional patent application serial number 60/198,317 filed on April 19, 2000, as well as co-pending and commonly assigned patent application serial number 09/130,057 filed on August 6, 1998, now issued as U.S. Patent 6,088,752, and serial number 09/130,058 filed on August 6, 1998, now issued as U.S. Patent 6,070,214, and serial number 08/679,131, now issued as U.S. Patent 5,941,965.
FIELD OF THE INVENTION
The present invention is generally related to computers and data processing systems, and more particularly to computer systems having at least one host processor and connectable to a plurality of peripherals, expansion devices, and /or other computers, including notebook and other portable and handheld computers, storage devices, displays, USB, IEEE 1394, audio, keyboards, mouse's and so forth.
BACKGROUND OF THE IIWENTION
Computer systems today are powerful, but are rendered limited in their ability to be divided into modular components due to a variety of technical limitations of today's PCI bus technology. And in their ability to adapt to changing computing environments. The PCI bus is pervasive in the industry, but as a parallel data bus is not easily extended over any distance or bridged to other remote PCI based devices due to loading and physical constraints, most notably the inability to extend the PCI bus more than a few inches. Full bridges are known, such as used in traditional laptop computer/docking stations. However, separating the laptop computer from the docking station a significant distance has not been possible. Moreover, the processing power of computer systems has been resident within the traditional computer used by the user because the microprocessor traditionally is directly connected to and resident on the PCI
motherboard. Thus, upgrading processing power usually meant significant costs and/or replacing the computer or computer system.
PCI
The PCI bus is primarily a wide multiplexed address and data bus that provides support for everything from a single data word for every address to very long bursts of data words for a single address, with the implication being that burst data is intended for sequential addresses. Clearly the highest performance of the PCI bus comes from the bursts of data, however most PCI devices require reasonable performance for even the smallest single data word operations. Many PCI devices utilize only the single data mode for their transfers. In addition, starting with the implementation of the PCI 2.1 version of the specification, there has been at least pseudo isochronous behavior demanded from the bus placing limits on an individual device's utilization of the bus, thus virtually guaranteeing 2 5 every device gets a dedicated segment of time on a very regular interval and within a relatively short time period. The fundamental reason behind such operation of the PCI bus is to enable such things as real time audio and video data streams to be mixed with other operations on the bus without introducing major conflicts or interruption of data output. Imagine spoken words being broken into small unconnected pieces and you get the picture. Prior to PCI 2.1 these artifacts could and did occur because devices could get on the bus and hold it for indefinite periods of time. Before modification of the spec for version 2.1, there really was no way to guarantee performance of devices on the bus, or to guarantee time slot intervals when devices would get on the bus. Purists may argue that PCI is still theoretically not an isochronous bus, but as in most things in PC engineering, it is close enough.
Traditional High Speed Serial Typical high speed serial bus operation on the other hand allows the possibility of all sizes of data transfers across the bus like PCI, but it certainly favors the very long bursts of data unlike PCI. The typical operation of a serial bus includes an extensive header of information for every data transaction on the bus much like Ethernet, which requires on the order of 68 bytes of header of information for every data transaction regardless of length. In other words, every data transaction on Ethernet would have to include 68 bytes of data along with the header information just to approach 50% utilization of the bus. As it turns out Ethernet also requires some guaranteed dead time between operations to "mostly"
prevent collisions from other Ethernet devices on the widely disperse bus, and that dead time fixrther reduces the average performance.
The typical protocol for a serial bus is much the same as Ethernet with often much longer header information. Virtually all existing serial bus protocol implementations are very general and every block of data comes with everything needed to completely identify it. FiberChannel (FC) has such a robust protocol that virtually all other serial protocols can be transmitted across FC
completely embedded within the FC protocol, sort of like including the complete family history along with object size, physical location within the room, room measurements, room number, street address, city, zip code, country, planet, galaxy, universe, ... etc. and of course all the same information about the destination location as well, even if all you want to do is move the object to the other side of the same room. Small transfers across many of these protocols, while possible, are extremely expensive from a bandwidth point of view and impractical in a bus applications where small transfers are common and would be disproportionally burdened with more high overhead than actual data transfer.
Of course the possibility of isochronous operation on the more general serial bus is not very reasonable.
Recreating High Speed Serial for PCI
In creating the proprietary Split-Bridge TM technology, Mobility electronics of Phoenix Arizona, the present applicant, actually had to go back to the drawing board and design a far simpler serial protocol to allow a maniage to the PCI bus, because none of the existing implementations could coexist without substantial loss of performance. For a detailed discussion of Applicant's proprietary Split-Bridge TM technology, cross reference is made to Applicant's co-pending commonly assigned patent applications identified as serial number 09/130,057 and 09/130,058 both filed on August 6, 1998, now issued as U.S.
Patents 6,088,752 and 6,070,214 respectively. The Split-BridgeTM technology approach is essentially custom fit for PCI and very extensible to all the other peripheral bus protocols under discussion like PCIx, and LDITM set forth by AMD
Corporation.
CROSS REFERENCE TO RELATED APPLICATIONS
This application claims priority of provisional patent application serial number 60/198,317 filed on April 19, 2000, as well as co-pending and commonly assigned patent application serial number 09/130,057 filed on August 6, 1998, now issued as U.S. Patent 6,088,752, and serial number 09/130,058 filed on August 6, 1998, now issued as U.S. Patent 6,070,214, and serial number 08/679,131, now issued as U.S. Patent 5,941,965.
FIELD OF THE INVENTION
The present invention is generally related to computers and data processing systems, and more particularly to computer systems having at least one host processor and connectable to a plurality of peripherals, expansion devices, and /or other computers, including notebook and other portable and handheld computers, storage devices, displays, USB, IEEE 1394, audio, keyboards, mouse's and so forth.
BACKGROUND OF THE IIWENTION
Computer systems today are powerful, but are rendered limited in their ability to be divided into modular components due to a variety of technical limitations of today's PCI bus technology. And in their ability to adapt to changing computing environments. The PCI bus is pervasive in the industry, but as a parallel data bus is not easily extended over any distance or bridged to other remote PCI based devices due to loading and physical constraints, most notably the inability to extend the PCI bus more than a few inches. Full bridges are known, such as used in traditional laptop computer/docking stations. However, separating the laptop computer from the docking station a significant distance has not been possible. Moreover, the processing power of computer systems has been resident within the traditional computer used by the user because the microprocessor traditionally is directly connected to and resident on the PCI
motherboard. Thus, upgrading processing power usually meant significant costs and/or replacing the computer or computer system.
PCI
The PCI bus is primarily a wide multiplexed address and data bus that provides support for everything from a single data word for every address to very long bursts of data words for a single address, with the implication being that burst data is intended for sequential addresses. Clearly the highest performance of the PCI bus comes from the bursts of data, however most PCI devices require reasonable performance for even the smallest single data word operations. Many PCI devices utilize only the single data mode for their transfers. In addition, starting with the implementation of the PCI 2.1 version of the specification, there has been at least pseudo isochronous behavior demanded from the bus placing limits on an individual device's utilization of the bus, thus virtually guaranteeing 2 5 every device gets a dedicated segment of time on a very regular interval and within a relatively short time period. The fundamental reason behind such operation of the PCI bus is to enable such things as real time audio and video data streams to be mixed with other operations on the bus without introducing major conflicts or interruption of data output. Imagine spoken words being broken into small unconnected pieces and you get the picture. Prior to PCI 2.1 these artifacts could and did occur because devices could get on the bus and hold it for indefinite periods of time. Before modification of the spec for version 2.1, there really was no way to guarantee performance of devices on the bus, or to guarantee time slot intervals when devices would get on the bus. Purists may argue that PCI is still theoretically not an isochronous bus, but as in most things in PC engineering, it is close enough.
Traditional High Speed Serial Typical high speed serial bus operation on the other hand allows the possibility of all sizes of data transfers across the bus like PCI, but it certainly favors the very long bursts of data unlike PCI. The typical operation of a serial bus includes an extensive header of information for every data transaction on the bus much like Ethernet, which requires on the order of 68 bytes of header of information for every data transaction regardless of length. In other words, every data transaction on Ethernet would have to include 68 bytes of data along with the header information just to approach 50% utilization of the bus. As it turns out Ethernet also requires some guaranteed dead time between operations to "mostly"
prevent collisions from other Ethernet devices on the widely disperse bus, and that dead time fixrther reduces the average performance.
The typical protocol for a serial bus is much the same as Ethernet with often much longer header information. Virtually all existing serial bus protocol implementations are very general and every block of data comes with everything needed to completely identify it. FiberChannel (FC) has such a robust protocol that virtually all other serial protocols can be transmitted across FC
completely embedded within the FC protocol, sort of like including the complete family history along with object size, physical location within the room, room measurements, room number, street address, city, zip code, country, planet, galaxy, universe, ... etc. and of course all the same information about the destination location as well, even if all you want to do is move the object to the other side of the same room. Small transfers across many of these protocols, while possible, are extremely expensive from a bandwidth point of view and impractical in a bus applications where small transfers are common and would be disproportionally burdened with more high overhead than actual data transfer.
Of course the possibility of isochronous operation on the more general serial bus is not very reasonable.
Recreating High Speed Serial for PCI
In creating the proprietary Split-Bridge TM technology, Mobility electronics of Phoenix Arizona, the present applicant, actually had to go back to the drawing board and design a far simpler serial protocol to allow a maniage to the PCI bus, because none of the existing implementations could coexist without substantial loss of performance. For a detailed discussion of Applicant's proprietary Split-Bridge TM technology, cross reference is made to Applicant's co-pending commonly assigned patent applications identified as serial number 09/130,057 and 09/130,058 both filed on August 6, 1998, now issued as U.S.
Patents 6,088,752 and 6,070,214 respectively. The Split-BridgeTM technology approach is essentially custom fit for PCI and very extensible to all the other peripheral bus protocols under discussion like PCIx, and LDITM set forth by AMD
Corporation.
LDT requires a clock link in addition to its data links, and is intended primarily as a motherboard application, wherein Split-BridgeTM technology is primarily intended to enable remote bus recreation. As the speeds of motherboard buses continue to grow faster, Split-Bridge TM can be readily adapted to support these by increasing the serial bus speed and adding multiple pipes. Split-Bridge TM
technology fundamentals are a natural for extending anything that exists within a computer. It basically uses a single-byte of overhead for 32 bits of data and address - actually less when you consider that byte enables, which are not really "overhead", are included as well.
Armed with the far simpler protocol, all of the attributes of the PCI bus are preserved and made transparent across a high speed serial link at much higher effective bandwidth than any existing serial protocol. The net result is the liberation of a widely used general purpose bus, and the new found ability to separate what were previously considered fundainental inseparable parts of a computer into separate locations. When the most technical reviewers grasp the magnitude of the invention, then the wheels start to turn and the discussions that follow open up a new wealth of opportunities. It now becomes reasonable to explore some of the old fundamentals, like peer-to-peer communication between computers that has been part of the basic PCI specification from the beginning, but never really feasible because of the physical limits of the bus prior to Split-Bridge TM technology. The simplified single-byte overhead also enables very efficient high speed communication between two computers and could easily be extended beyond PCI.
The proprietary Split-Bridge TM technology is clearly not "just another high speed link" and distinguishing features that make it different represent novel approaches to solving some long troublesome system architecture issues.
First of all is the splitting of a PCI bridge into two separate and distinct pieces. Conceptually, a PCI bridge was never intended to be resident in two separate modules or chips and no mechanism existed to allow the sharing of setup information across two separate and distinct devices. A PCI bridge requires a number of programmable registers that supply information to both ports of a typical device. For the purpose of the following discussion, the two ports are defined into a north and south segment of the complete bridge.
The north segment is typically the configuration port of choice and the south side merely takes the information from the registers on the north side and operates accordingly. The problem exists when the north and south portions are physically and spatially separated and none of the register information is available to the south side because all the registers are in the north chip. A typical system solution conceived by the applicant prior to the invention of Split-Bridge TM
technology would have been to merely create a separate set of registers in the south chip for configuration of that port. However, merely creating a separate set of registers in the south port would still leave the set up of those registers to the 2 0 initialization code of the operating system and hence would have required a change to the system software. Split-Bridge TM technology, on the other hand, chose to make the physical splitting of the bridge into two separate and spaced devices "transparent" to the 2 5 system software (in other words, no knowledge to the system software that two devices were in fact behaving as one bridge chip). In order to malce the operations transparent, all accesses to the configuration space were encoded, serialized, and "echoed" across the serial link to a second set of relevant registers in the south side. Such transparent echo between halves of a PCI bridge or any other bus bridge is an innovation that significantly enliances the operation of the technology.
Secondly, the actual protocol in the Split-Bridge TM technology is quite unique and different from the typical state of the art for serial bus operations.
Typically transfers are "packetized" into block transfers of variable length.
The problem as it relates to PCI is that the complete length of a given transfer must be known before a transfer can start so the proper packet header may be sent.
Earlier attempts to accomplish anything similar to Split-Bridge TM
technology failed because the PCI bus does not inherently know from one transaction to the next when, or if, a transfer will end or how long a block or burst of information will take. In essence the protocol for the parallel PCI bus (and all other parallel, and or real time busses for that matter) is incompatible with existing protocols for serial buses.
An innovative solution to the problem was to invent a protocol for the serial bus that more or less mimics the protocol on the PCI. With such an invention it is now possible to substantially improve the performance and real time operation here to for not possible with any existing serial bus protocol.
The 8 bit to 10 bit encoding of the data on the bus is not new, but follows existing published works. However, the direct sending of 32 bits of information 2 5 along with the 4 bits of control or byte enables, along with an additional 4 bits of extension represents a 40 bit for every 36 bits of existing PCI data, address, and control or a flat 10% overhead regardless of the transfer size or duration, and this WO 01/82089 PCTlUS01/12666 approach is new and revolutionary. Extending the 4 bit extension to 12 or more bits and including other functionality such as error correction or retransmit functionality is also within the scope of the Split-Bridge TM technology.
New Applications of the Split-Bridge TM Technology Basic Split-Bridge TM technology was created for the purpose of allowing a low cost, high speed serial data communica.tions between a parallel system bus and remote devices. By taking advantage of the standard and pervasive nature of the PCI bus in many other applications in computing, dramatic improvements in the price performance for other machines is realized. The present invention comprises a revolutionary application rendered possible due to the attributes of applicant's proprietary Split-Bridge TM technology.
SLTIVIlVIARY OF THE INVENTION
The present invention achieves technical advantages as a modular 2 0 computer system having a universal connectivity station adapted to connect and route data via serial data links to a plurality of devices, these serial links and interfaces at each end thereof employing proprietary Split-Bridge TM
technology disclosed and claimed i.n co-pending and commonly assigned patent applications identified as serial number 09/130,057, now issued as U.S. Patents 6,088,752 and 6,070,214, respectively.
The present invention derives technical advantages as a modular computer system by separating into two or more spatially separate and distinct pieces, a computer core and a universal connectivity station (UCS). The core is the performance module of the modular computer system and may include some or all of the central processing unit (CPU), memory, AGP Graphics, and System Bus Chip adapted to communicably couple these three together or in combination with other items. The UCS communicably couples the processor module via high speed serial links based on the proprietary Split-Bridge TM technology of Mobility Electronics of Phoenix Arizona, the applicant of the present invention, to other computers or to other individual modules such as storage modules including hard disk drives, a user interface module consisting of a keyboard, mouse, monitor and printer, as well as a LAN Module such as any Internet connection or another UCS, another UCS, audiovisual device, LAN storage just to name a few. In addition, the UCS is adapted to couple via a Split-Bridge TM technology serial link with a portable or handheld computer or device remotely located from the UCS but still functionally coupled to the modular coinputer system via the UCS. The UCS and associated Split-Bridge TM technology serial links are all transparent to the modules which can have parallel data busses including those based on PCI or Cardbus architectures.
The modular computer system of the present invention including the UCS
is a novel approach to computer architecture and upgrade ability.
Advantageously, the separate performance module may be selectively upgraded or modified as desired and as technology increases the performance of key components including microprocessor speed, standards, and architectures without 2 5 necessitating the replacement or modification of the rest of the computer system.
The UCS allows the performance module to be upgraded while the rest of the system devices coupled thereto does not need to be modified. Upgrading to single or multiple processors in the performance module or modules is readily possible.
Whole organizations can standardize to a single UCS regardless of the type of performance or portability required by the users, thus addressing for the first time the means of systems level support. In security sensitivity environments, it is possible to separate the "stored media" or computer central processor, or any other component of the system and connectivity from the operators, and still maintain the speed element so important in today's businesses.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 illustrates prior art computer systems depicted as a traditional performance desk top computer shown at 10, and a portable computing device 12, such as a notebook or laptop computer, mechanically coupled to mechanical docking station 14;
Figure 2 is a block diagram of a prior art bridge 16 used to couple two system computing buses, such as used between the portable computing device 12 and the mechanical docking station 14 shown in Figure 1;
Figure 3 illustrates the proprietary Split-Bridge TM technology serial communication technology of the applicant enabling high speed serial communications within the modular computer system of the present invention;
and Figure 4 is a block diagram of the modular computer system of the present invention utilizing a universal connectivity station (UCS) communicably coupled to a plurality of devices via serial links, such as the Split-Bridge TM
technology WO 01/82089 PCTlUS01/12666 serial links employed using fixed wire, optical, or wireless communication 2inks.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring to Figure 3, there is depicted the proprietary Split-Bridge TM
technology serial communications technology of the present applicant, discussed in great detail in commonly assigned US patent applications serial number 09/130,057 filed on August 6, 1998, and serial number 09/130,058 also filed on August 6, 1998, now issued as U.S. Patents 6,088,752 and 6,070,214 respectively.
Applicant Split BridgeIm technology revolutionizes the status quo for computer systems. The Split-Bridge TM technology does not require the need for custom hardware or custom software to achieve fa11 performance serial communication between devices, including devices having parallel data buses including the PCI bus. In fact, for each device in a modular computer system, the Split-Bridge TM technology appears just like a standard PCI bridge, and all software operating systems and device drivers already take such standard devices into consideration. By utilizing standard buses within each device operating within the modular computer system, each device does not require any additional support from the Operating System (OS) software. The modular computing system has simple elegance, allowing the PCI bus which is so pervasive in the computer industry, that possible applications of the initial PCI form of Split-Bridge TM technology are all most limitless.
Originally implemented in PCI, there is nothing fundamental that ties the Split Bridge TM technology to PCIy and thus, the Split-Bridge TM technology can migrate as bus architectures grow and migrate. The 64 bit PCI is compatible with z~
the Split-Bridge TM technology, as is future PCIx and/or LDT or other bus technologies that are currently under consideration in the industry and which are straight forward transitions of the Split-Bridge TM technology.
Implementations with other protocols or other possible and natural evolutions of the Split-Bridge TM technology, including digital video (DV) technology that can be streamed over the high-speed serial link.
Referring to Figure 4, there is depicted at 20 a modular computer system according to one illustrative embodiment of the present invention. The modular computer system 20 is based around one or more universal connectivity stations generally shown at 22 each having a plurality of interface ports 24 which are preferably based on the proprietary Split-Bridge TM technology of the present applicant, Mobility Electronics of Phoenix Arizona. Each UCS 22 provides input/output, or I/O, capability of the computer or computer system 20, as well as modular expansion capability and features. USC 22 includes all possible variations and combinations of port replication and connectivity, including but not limited to the following ports: P/S2, mouse and keyboard, serial, parallel, audio, USB, IEEE 1394, or firewire, SCSI, and the like. Each USC 22 also includes the ability to expand the capability or features of the computer system 20 by adding 2 0 any type of drive bays, including EIDE, USB, and 1394 CD Roms, DVD's, hard drives, tape back up's, ZIP drives , Jazz drives, and the like.
A plurality of interconnecting and interactive devices are communicably coupled to each UCS 22 via respective high speed serial links generally shown at 2 5 26 based on the proprietary Split-Bridge TM technology. In the hardwire embodiment, the serial links 26 comprise of a pair of simplex links forms a duplex link interconnecting each end of the Split-Bridge TM technology interfaces as shown. The serial links 26 may also employ optical fiber and optical transceivers if desired. The various modules making up modular computer system 20 may include, and a plurality of, but are not limited to, a memory/storage device 30, servers 32 having one or multiple processors and possibly serving other UCS's 22, as shown, and modular computer systems, remote users and so forth, a display 34, a portable computing device 36, such as a notebook computer, a laptop computer, a portable digital assistant (PDA), and a remote wireless peripheral which may interconnected via a wireless link shown at 40 and implementing the proprietary Split-Bridge TM technology. Examples of remote wireless terminals may include 3rd generation (3G) devices now being developed and employed, including wireless personal devices having capabilities for voice, data, video and other forms of infonnation which can be unidirectionally or bidirectionally streamed between the remote peripheral 38 and UCS 22. An appropriate antenna resides at each of the remote peripheral 38 and UCS 22 which are interconnected to respective transceivers communicably coupled to the respective ends of the Split-Bridge TM technology interfaces.
Moreover, multiple UCSs 22 can be integrated to communicate with each other via serially links 26, each UCS 221ocally serving multiple modules.
Multiple computers can be connected to a coinmon UCS, or to multiple UCS's.
For example, a computer or server room can have rack's of computer processors or servers, each separately connected over a system of up to hundred's of feet, to one or many UCS's located throughout an office or other environment. This allows the desktop to have just a terminal or whatever capabilities the IT
manager 2 5 desires, enhancing security and control.
System 20 also provides the ability to simultaneously connect multiple computers 36 and allows full peer-to-peer communications, allowing the processor module (CPU) 42 to communicate with the portable device computer 36 or to the computer room computers 32, allowing all of these computers to share information and processing capability. This also allows certain of the computers, such as the portable computer 36, to upgrade its processing capability when it is connected to the UCS 22 with other higher capability computers.
Still referring to Figure 4, the modular computer system 20 of the present invention fu.rther comprises a processor module 42, which may be remotely positioned from the UCS 22, but for purposes of inclusion, could internally reside with the UCS 22. The processor module 42, from a performance point of view, is the heart and sole of the modular coinputer system 20 and can be made up of one or more core parts including: the CPU, memory, APG Graphics, and a system bus interface to connect the other 3 together. The processor module 42 operates in conjunction with memory such as a hard disk drive, which can reside within the processor module 42, or be remotely located as shown at 30 if desired. The APG
Graphics could be located separately within the system and interconnected via a serial link 26, or even located within UCS 22 if desired.
Advantageously, the processor module 42 which may comprise of a high speed microprocessor or microprocessors, digital signal processors (DSP's), and can be upgraded or interchanged from the systems 20 without effecting the other devices or operation of the system, thereby permitting increased performance at a very low cost. Computers today typically require the replacement or upgrading of 2 5 other devices when the performance portion of the computer system is replaced.
The modular computer system 20 of the present invention revolutionizes the computer architectures available by separating out the processor module 42 from the rest of the computer system 20. Each of the modules 30, 32, 34, 36, and 38 all have functional access and use of the processor module 42 via the UCS 22 over the respective serial links 26 and 40, and from a performance point of view, appear to each of these devices to be hardwired to the processor module 42.
That is, the Split-Bridge TM technology links interconnecting each of the devices via the UCS 22 to the processor module 42 is transparent to each device, thus requiring no change to the OS of each device, the format of data transfer therebetween, or any other changes. This is rendered possible by the revolutionary Split-Bridge TM
technology.
Another advantage of computer system 20 is that the data module 30 may be customized, portable, and used only by one user. This allows the user to take the portable module 30 witli them from location to location, system 20 to system 20. The data module 30 can store each users unique information, and can be accessed and used on any processor module 42 and UCS 22.
As discussed in considerable detail in the cross-referenced and commonly assigned patent applications, the Split-Bridge TM technology provides that information from the parallel buses of each device be first loaded into first-in first-out (FIFO) registers before being serialized into fraines for transmission over the high speed serial link. Received frames are deserialized and loaded into FIFO
registers at the other end thereof, such as UCS 22, for being placed onto, the destination bus of the opposing device. Interrupts, error signals and status signals are sent along the serial link. Briefly, the proprietary Split-Bridge TM
technology 2 5 takes address and data from a bus, one transaction at a time, together with 4 bits that act either as control or byte enable'signals. Two or more additional bits may be added to tag each transaction as either an addressing cycle, an acknowledging of a non-posted write, a data burst, end of data burst or cycle. If these transactions are posted writes they can be rapidly stored in a FIFO register before being encoded into a number of frames that are sent serially over the link. When pre-fetched reads are allowed, the FIFO register can store pre-fetched data in case the initiator requests it. For single cycle writes or other transactions that must await a response, the bridge can iinmediately signal the initiator to retry the request, even before the request is passed to the target.
In the preferred embodiment of the modular computer system of the present invention, one or more of the busses in the plurality of devices, as well as in the UCS 22, employ the PCI or PCMCIA standard, although it is contemplated that other bus standards can be used as well. The preferred Split-Bridges TM
technology operate with a plurality of configuration registers that is loaded with information specified under the PCI standard. The Split-Bridges TM technology transfer information between busses depending on wliether the pending address falls within a range embraced by the configuration registers. This scheme works with devices on the other side of the Split-Bridge TM technology, which can be given unique base addresses two avoid addressing conflicts.
As disclosed in great detail in the co-pending and cross-referenced commonly assigned patent applications, the Split-Bridges TM technology may be formed as two separate application-specific integrated circuits (ASICs) joined by a duplex link formed as a pair of simplex links. Preferably, these two integrated ASICs have the same structure, but can act in two different modes in response to a 2 5 control signal applied to one of its pins. Worlcing with hierarchical busses (primary and secondary busses) these integrated circuits are placed in a mode appropriate for its associated bus. The ASIC associated with the secondary bus WO 01/82089 PCT/iJS01/12666 preferably has an arbitrator that can grant masters control of the secondary bus.
The ASIC can also supply a number of ports to support other devices such as a USB and generic configurable I/0 ports, as well as parallel and serial ports.
Referring now to the schematic diagram of UCS 22 in Figure 5, the UCS
preferably comprises a PCI bus having a plurality of PC card slots located with the UCS housing. Each PC card slot is provided with a Split-Bridge TM technology interface, and preferably one of the ASICs assembled with a standardized serial connector comprising at least 4 pins, as depicted in the cross referenced commonly assigned patent applications. -The modular computer system 20 of the present invention derives technical advantages in that the UCS station 22 with its associated interface cards and parallel data bus interconnecting each interface card, is truly functionally transparent to each of the interconnected modules including the memory storage device 30, the server 32, the display 34, the portable computing device 36, the remote wireless peripheral 38, and the processor module 42. This integration of devices into a modular computer system has traly enormous potential and uses depending on the desired needs and requirements of one's computing system.
However, the physical location and proximity of each of the devices forming the modular computer system are no longer strictly limited due to the high speed serial interconnection links of the proprietary Split-Bridge TM technology.
Each of the devices can be remotely located, or located in proximity to one another as 2 5 desired. For instance, the display 34 and portable computing device 36 may be resident within one's office, with the UCS 22 in another room, and with the memory storage device 30, server 32, and performance module 42 remotely located in yet still another room or location. Moreover, a plurality of portable computing devices 36 can all be remotely located from UCS 22, and from each other, allowing networking to modular system 20 either through wireless serial links as depicted at 26, or wirelessly as depicted at 40.
The proprietary Split-Bridge TM technology presently allows for extended communication distances of 5 meters, but through advancement in technology can continue to be extended. For instance, using optical communication links in place of copper wire simplex links, along with suitable optical transceivers, can yield links that are exceptionally long. Using wireless technology, as depicted at 40, allows a remote peripheral 38 to be located perhaps anywhere in the world, such as by implementing repeaters incorporating the proprietary Sp1it-bridge TM
technology high speed serial communication technology. Additional techniques can be used by slowing the transfer rate, and increasing the number of pipes, to achieve link distances of hundreds of feet, and allowing the use of CAT5 cable.
Though the invention has been described with respect to a specific preferred embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present application. It is therefore the 2 0 intention that the appended claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications.
technology fundamentals are a natural for extending anything that exists within a computer. It basically uses a single-byte of overhead for 32 bits of data and address - actually less when you consider that byte enables, which are not really "overhead", are included as well.
Armed with the far simpler protocol, all of the attributes of the PCI bus are preserved and made transparent across a high speed serial link at much higher effective bandwidth than any existing serial protocol. The net result is the liberation of a widely used general purpose bus, and the new found ability to separate what were previously considered fundainental inseparable parts of a computer into separate locations. When the most technical reviewers grasp the magnitude of the invention, then the wheels start to turn and the discussions that follow open up a new wealth of opportunities. It now becomes reasonable to explore some of the old fundamentals, like peer-to-peer communication between computers that has been part of the basic PCI specification from the beginning, but never really feasible because of the physical limits of the bus prior to Split-Bridge TM technology. The simplified single-byte overhead also enables very efficient high speed communication between two computers and could easily be extended beyond PCI.
The proprietary Split-Bridge TM technology is clearly not "just another high speed link" and distinguishing features that make it different represent novel approaches to solving some long troublesome system architecture issues.
First of all is the splitting of a PCI bridge into two separate and distinct pieces. Conceptually, a PCI bridge was never intended to be resident in two separate modules or chips and no mechanism existed to allow the sharing of setup information across two separate and distinct devices. A PCI bridge requires a number of programmable registers that supply information to both ports of a typical device. For the purpose of the following discussion, the two ports are defined into a north and south segment of the complete bridge.
The north segment is typically the configuration port of choice and the south side merely takes the information from the registers on the north side and operates accordingly. The problem exists when the north and south portions are physically and spatially separated and none of the register information is available to the south side because all the registers are in the north chip. A typical system solution conceived by the applicant prior to the invention of Split-Bridge TM
technology would have been to merely create a separate set of registers in the south chip for configuration of that port. However, merely creating a separate set of registers in the south port would still leave the set up of those registers to the 2 0 initialization code of the operating system and hence would have required a change to the system software. Split-Bridge TM technology, on the other hand, chose to make the physical splitting of the bridge into two separate and spaced devices "transparent" to the 2 5 system software (in other words, no knowledge to the system software that two devices were in fact behaving as one bridge chip). In order to malce the operations transparent, all accesses to the configuration space were encoded, serialized, and "echoed" across the serial link to a second set of relevant registers in the south side. Such transparent echo between halves of a PCI bridge or any other bus bridge is an innovation that significantly enliances the operation of the technology.
Secondly, the actual protocol in the Split-Bridge TM technology is quite unique and different from the typical state of the art for serial bus operations.
Typically transfers are "packetized" into block transfers of variable length.
The problem as it relates to PCI is that the complete length of a given transfer must be known before a transfer can start so the proper packet header may be sent.
Earlier attempts to accomplish anything similar to Split-Bridge TM
technology failed because the PCI bus does not inherently know from one transaction to the next when, or if, a transfer will end or how long a block or burst of information will take. In essence the protocol for the parallel PCI bus (and all other parallel, and or real time busses for that matter) is incompatible with existing protocols for serial buses.
An innovative solution to the problem was to invent a protocol for the serial bus that more or less mimics the protocol on the PCI. With such an invention it is now possible to substantially improve the performance and real time operation here to for not possible with any existing serial bus protocol.
The 8 bit to 10 bit encoding of the data on the bus is not new, but follows existing published works. However, the direct sending of 32 bits of information 2 5 along with the 4 bits of control or byte enables, along with an additional 4 bits of extension represents a 40 bit for every 36 bits of existing PCI data, address, and control or a flat 10% overhead regardless of the transfer size or duration, and this WO 01/82089 PCTlUS01/12666 approach is new and revolutionary. Extending the 4 bit extension to 12 or more bits and including other functionality such as error correction or retransmit functionality is also within the scope of the Split-Bridge TM technology.
New Applications of the Split-Bridge TM Technology Basic Split-Bridge TM technology was created for the purpose of allowing a low cost, high speed serial data communica.tions between a parallel system bus and remote devices. By taking advantage of the standard and pervasive nature of the PCI bus in many other applications in computing, dramatic improvements in the price performance for other machines is realized. The present invention comprises a revolutionary application rendered possible due to the attributes of applicant's proprietary Split-Bridge TM technology.
SLTIVIlVIARY OF THE INVENTION
The present invention achieves technical advantages as a modular 2 0 computer system having a universal connectivity station adapted to connect and route data via serial data links to a plurality of devices, these serial links and interfaces at each end thereof employing proprietary Split-Bridge TM
technology disclosed and claimed i.n co-pending and commonly assigned patent applications identified as serial number 09/130,057, now issued as U.S. Patents 6,088,752 and 6,070,214, respectively.
The present invention derives technical advantages as a modular computer system by separating into two or more spatially separate and distinct pieces, a computer core and a universal connectivity station (UCS). The core is the performance module of the modular computer system and may include some or all of the central processing unit (CPU), memory, AGP Graphics, and System Bus Chip adapted to communicably couple these three together or in combination with other items. The UCS communicably couples the processor module via high speed serial links based on the proprietary Split-Bridge TM technology of Mobility Electronics of Phoenix Arizona, the applicant of the present invention, to other computers or to other individual modules such as storage modules including hard disk drives, a user interface module consisting of a keyboard, mouse, monitor and printer, as well as a LAN Module such as any Internet connection or another UCS, another UCS, audiovisual device, LAN storage just to name a few. In addition, the UCS is adapted to couple via a Split-Bridge TM technology serial link with a portable or handheld computer or device remotely located from the UCS but still functionally coupled to the modular coinputer system via the UCS. The UCS and associated Split-Bridge TM technology serial links are all transparent to the modules which can have parallel data busses including those based on PCI or Cardbus architectures.
The modular computer system of the present invention including the UCS
is a novel approach to computer architecture and upgrade ability.
Advantageously, the separate performance module may be selectively upgraded or modified as desired and as technology increases the performance of key components including microprocessor speed, standards, and architectures without 2 5 necessitating the replacement or modification of the rest of the computer system.
The UCS allows the performance module to be upgraded while the rest of the system devices coupled thereto does not need to be modified. Upgrading to single or multiple processors in the performance module or modules is readily possible.
Whole organizations can standardize to a single UCS regardless of the type of performance or portability required by the users, thus addressing for the first time the means of systems level support. In security sensitivity environments, it is possible to separate the "stored media" or computer central processor, or any other component of the system and connectivity from the operators, and still maintain the speed element so important in today's businesses.
BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 illustrates prior art computer systems depicted as a traditional performance desk top computer shown at 10, and a portable computing device 12, such as a notebook or laptop computer, mechanically coupled to mechanical docking station 14;
Figure 2 is a block diagram of a prior art bridge 16 used to couple two system computing buses, such as used between the portable computing device 12 and the mechanical docking station 14 shown in Figure 1;
Figure 3 illustrates the proprietary Split-Bridge TM technology serial communication technology of the applicant enabling high speed serial communications within the modular computer system of the present invention;
and Figure 4 is a block diagram of the modular computer system of the present invention utilizing a universal connectivity station (UCS) communicably coupled to a plurality of devices via serial links, such as the Split-Bridge TM
technology WO 01/82089 PCTlUS01/12666 serial links employed using fixed wire, optical, or wireless communication 2inks.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring to Figure 3, there is depicted the proprietary Split-Bridge TM
technology serial communications technology of the present applicant, discussed in great detail in commonly assigned US patent applications serial number 09/130,057 filed on August 6, 1998, and serial number 09/130,058 also filed on August 6, 1998, now issued as U.S. Patents 6,088,752 and 6,070,214 respectively.
Applicant Split BridgeIm technology revolutionizes the status quo for computer systems. The Split-Bridge TM technology does not require the need for custom hardware or custom software to achieve fa11 performance serial communication between devices, including devices having parallel data buses including the PCI bus. In fact, for each device in a modular computer system, the Split-Bridge TM technology appears just like a standard PCI bridge, and all software operating systems and device drivers already take such standard devices into consideration. By utilizing standard buses within each device operating within the modular computer system, each device does not require any additional support from the Operating System (OS) software. The modular computing system has simple elegance, allowing the PCI bus which is so pervasive in the computer industry, that possible applications of the initial PCI form of Split-Bridge TM technology are all most limitless.
Originally implemented in PCI, there is nothing fundamental that ties the Split Bridge TM technology to PCIy and thus, the Split-Bridge TM technology can migrate as bus architectures grow and migrate. The 64 bit PCI is compatible with z~
the Split-Bridge TM technology, as is future PCIx and/or LDT or other bus technologies that are currently under consideration in the industry and which are straight forward transitions of the Split-Bridge TM technology.
Implementations with other protocols or other possible and natural evolutions of the Split-Bridge TM technology, including digital video (DV) technology that can be streamed over the high-speed serial link.
Referring to Figure 4, there is depicted at 20 a modular computer system according to one illustrative embodiment of the present invention. The modular computer system 20 is based around one or more universal connectivity stations generally shown at 22 each having a plurality of interface ports 24 which are preferably based on the proprietary Split-Bridge TM technology of the present applicant, Mobility Electronics of Phoenix Arizona. Each UCS 22 provides input/output, or I/O, capability of the computer or computer system 20, as well as modular expansion capability and features. USC 22 includes all possible variations and combinations of port replication and connectivity, including but not limited to the following ports: P/S2, mouse and keyboard, serial, parallel, audio, USB, IEEE 1394, or firewire, SCSI, and the like. Each USC 22 also includes the ability to expand the capability or features of the computer system 20 by adding 2 0 any type of drive bays, including EIDE, USB, and 1394 CD Roms, DVD's, hard drives, tape back up's, ZIP drives , Jazz drives, and the like.
A plurality of interconnecting and interactive devices are communicably coupled to each UCS 22 via respective high speed serial links generally shown at 2 5 26 based on the proprietary Split-Bridge TM technology. In the hardwire embodiment, the serial links 26 comprise of a pair of simplex links forms a duplex link interconnecting each end of the Split-Bridge TM technology interfaces as shown. The serial links 26 may also employ optical fiber and optical transceivers if desired. The various modules making up modular computer system 20 may include, and a plurality of, but are not limited to, a memory/storage device 30, servers 32 having one or multiple processors and possibly serving other UCS's 22, as shown, and modular computer systems, remote users and so forth, a display 34, a portable computing device 36, such as a notebook computer, a laptop computer, a portable digital assistant (PDA), and a remote wireless peripheral which may interconnected via a wireless link shown at 40 and implementing the proprietary Split-Bridge TM technology. Examples of remote wireless terminals may include 3rd generation (3G) devices now being developed and employed, including wireless personal devices having capabilities for voice, data, video and other forms of infonnation which can be unidirectionally or bidirectionally streamed between the remote peripheral 38 and UCS 22. An appropriate antenna resides at each of the remote peripheral 38 and UCS 22 which are interconnected to respective transceivers communicably coupled to the respective ends of the Split-Bridge TM technology interfaces.
Moreover, multiple UCSs 22 can be integrated to communicate with each other via serially links 26, each UCS 221ocally serving multiple modules.
Multiple computers can be connected to a coinmon UCS, or to multiple UCS's.
For example, a computer or server room can have rack's of computer processors or servers, each separately connected over a system of up to hundred's of feet, to one or many UCS's located throughout an office or other environment. This allows the desktop to have just a terminal or whatever capabilities the IT
manager 2 5 desires, enhancing security and control.
System 20 also provides the ability to simultaneously connect multiple computers 36 and allows full peer-to-peer communications, allowing the processor module (CPU) 42 to communicate with the portable device computer 36 or to the computer room computers 32, allowing all of these computers to share information and processing capability. This also allows certain of the computers, such as the portable computer 36, to upgrade its processing capability when it is connected to the UCS 22 with other higher capability computers.
Still referring to Figure 4, the modular computer system 20 of the present invention fu.rther comprises a processor module 42, which may be remotely positioned from the UCS 22, but for purposes of inclusion, could internally reside with the UCS 22. The processor module 42, from a performance point of view, is the heart and sole of the modular coinputer system 20 and can be made up of one or more core parts including: the CPU, memory, APG Graphics, and a system bus interface to connect the other 3 together. The processor module 42 operates in conjunction with memory such as a hard disk drive, which can reside within the processor module 42, or be remotely located as shown at 30 if desired. The APG
Graphics could be located separately within the system and interconnected via a serial link 26, or even located within UCS 22 if desired.
Advantageously, the processor module 42 which may comprise of a high speed microprocessor or microprocessors, digital signal processors (DSP's), and can be upgraded or interchanged from the systems 20 without effecting the other devices or operation of the system, thereby permitting increased performance at a very low cost. Computers today typically require the replacement or upgrading of 2 5 other devices when the performance portion of the computer system is replaced.
The modular computer system 20 of the present invention revolutionizes the computer architectures available by separating out the processor module 42 from the rest of the computer system 20. Each of the modules 30, 32, 34, 36, and 38 all have functional access and use of the processor module 42 via the UCS 22 over the respective serial links 26 and 40, and from a performance point of view, appear to each of these devices to be hardwired to the processor module 42.
That is, the Split-Bridge TM technology links interconnecting each of the devices via the UCS 22 to the processor module 42 is transparent to each device, thus requiring no change to the OS of each device, the format of data transfer therebetween, or any other changes. This is rendered possible by the revolutionary Split-Bridge TM
technology.
Another advantage of computer system 20 is that the data module 30 may be customized, portable, and used only by one user. This allows the user to take the portable module 30 witli them from location to location, system 20 to system 20. The data module 30 can store each users unique information, and can be accessed and used on any processor module 42 and UCS 22.
As discussed in considerable detail in the cross-referenced and commonly assigned patent applications, the Split-Bridge TM technology provides that information from the parallel buses of each device be first loaded into first-in first-out (FIFO) registers before being serialized into fraines for transmission over the high speed serial link. Received frames are deserialized and loaded into FIFO
registers at the other end thereof, such as UCS 22, for being placed onto, the destination bus of the opposing device. Interrupts, error signals and status signals are sent along the serial link. Briefly, the proprietary Split-Bridge TM
technology 2 5 takes address and data from a bus, one transaction at a time, together with 4 bits that act either as control or byte enable'signals. Two or more additional bits may be added to tag each transaction as either an addressing cycle, an acknowledging of a non-posted write, a data burst, end of data burst or cycle. If these transactions are posted writes they can be rapidly stored in a FIFO register before being encoded into a number of frames that are sent serially over the link. When pre-fetched reads are allowed, the FIFO register can store pre-fetched data in case the initiator requests it. For single cycle writes or other transactions that must await a response, the bridge can iinmediately signal the initiator to retry the request, even before the request is passed to the target.
In the preferred embodiment of the modular computer system of the present invention, one or more of the busses in the plurality of devices, as well as in the UCS 22, employ the PCI or PCMCIA standard, although it is contemplated that other bus standards can be used as well. The preferred Split-Bridges TM
technology operate with a plurality of configuration registers that is loaded with information specified under the PCI standard. The Split-Bridges TM technology transfer information between busses depending on wliether the pending address falls within a range embraced by the configuration registers. This scheme works with devices on the other side of the Split-Bridge TM technology, which can be given unique base addresses two avoid addressing conflicts.
As disclosed in great detail in the co-pending and cross-referenced commonly assigned patent applications, the Split-Bridges TM technology may be formed as two separate application-specific integrated circuits (ASICs) joined by a duplex link formed as a pair of simplex links. Preferably, these two integrated ASICs have the same structure, but can act in two different modes in response to a 2 5 control signal applied to one of its pins. Worlcing with hierarchical busses (primary and secondary busses) these integrated circuits are placed in a mode appropriate for its associated bus. The ASIC associated with the secondary bus WO 01/82089 PCT/iJS01/12666 preferably has an arbitrator that can grant masters control of the secondary bus.
The ASIC can also supply a number of ports to support other devices such as a USB and generic configurable I/0 ports, as well as parallel and serial ports.
Referring now to the schematic diagram of UCS 22 in Figure 5, the UCS
preferably comprises a PCI bus having a plurality of PC card slots located with the UCS housing. Each PC card slot is provided with a Split-Bridge TM technology interface, and preferably one of the ASICs assembled with a standardized serial connector comprising at least 4 pins, as depicted in the cross referenced commonly assigned patent applications. -The modular computer system 20 of the present invention derives technical advantages in that the UCS station 22 with its associated interface cards and parallel data bus interconnecting each interface card, is truly functionally transparent to each of the interconnected modules including the memory storage device 30, the server 32, the display 34, the portable computing device 36, the remote wireless peripheral 38, and the processor module 42. This integration of devices into a modular computer system has traly enormous potential and uses depending on the desired needs and requirements of one's computing system.
However, the physical location and proximity of each of the devices forming the modular computer system are no longer strictly limited due to the high speed serial interconnection links of the proprietary Split-Bridge TM technology.
Each of the devices can be remotely located, or located in proximity to one another as 2 5 desired. For instance, the display 34 and portable computing device 36 may be resident within one's office, with the UCS 22 in another room, and with the memory storage device 30, server 32, and performance module 42 remotely located in yet still another room or location. Moreover, a plurality of portable computing devices 36 can all be remotely located from UCS 22, and from each other, allowing networking to modular system 20 either through wireless serial links as depicted at 26, or wirelessly as depicted at 40.
The proprietary Split-Bridge TM technology presently allows for extended communication distances of 5 meters, but through advancement in technology can continue to be extended. For instance, using optical communication links in place of copper wire simplex links, along with suitable optical transceivers, can yield links that are exceptionally long. Using wireless technology, as depicted at 40, allows a remote peripheral 38 to be located perhaps anywhere in the world, such as by implementing repeaters incorporating the proprietary Sp1it-bridge TM
technology high speed serial communication technology. Additional techniques can be used by slowing the transfer rate, and increasing the number of pipes, to achieve link distances of hundreds of feet, and allowing the use of CAT5 cable.
Though the invention has been described with respect to a specific preferred embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present application. It is therefore the 2 0 intention that the appended claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications.
Claims (18)
1. A modular computer system (20) comprising:
a first connectivity station (22) having a plurality of interfaces (24) including a first and a second interface;
a first module (30, 32) having an interface coupled to the first connectivity station first interface via a link (26); and a computing module (42) including a processor and a system bus coupled to a computing module interface, said computing module interface coupled to said first connectivity station second interface via a link;
characterized in that each said interface of the connectivity station is adapted to exchange serial data thereacross;
the link coupling the interface of the first module to the first connectivity station first interface is a serial link;
the link coupling the computing module interface to said first connectivity station second interface is a serial link; and said first module and the computing module serially transfer data therebetween via said first connectivity station without handshaking.
a first connectivity station (22) having a plurality of interfaces (24) including a first and a second interface;
a first module (30, 32) having an interface coupled to the first connectivity station first interface via a link (26); and a computing module (42) including a processor and a system bus coupled to a computing module interface, said computing module interface coupled to said first connectivity station second interface via a link;
characterized in that each said interface of the connectivity station is adapted to exchange serial data thereacross;
the link coupling the interface of the first module to the first connectivity station first interface is a serial link;
the link coupling the computing module interface to said first connectivity station second interface is a serial link; and said first module and the computing module serially transfer data therebetween via said first connectivity station without handshaking.
2. The modular computer system as specified in claim 1, wherein the first connectivity station first interface (24) comprises a bridge.
3. The modular computer system as specified in claim 1 or claim 2, wherein the first module is selected from the group consisting of:
memory (30), graphics, a disk drive (30), a keyboard, a mouse, a monitor (34), a printer, and an Internet connection.
memory (30), graphics, a disk drive (30), a keyboard, a mouse, a monitor (34), a printer, and an Internet connection.
4. The modular computer system as specified in any one of claims 1 to 3, wherein the first module is separated from the first connectivity station by a distance of at least a metre.
5. The modular computer system as specified in claim 4, wherein the first module is separated from the first connectivity station by a distance of at least several metres.
6. The modular computer system as specified in any one of claims 1 to 5, wherein the first connectivity station (22) comprises a third interface (24), and the system further comprises a second module (36) remotely positioned from the connectivity station and having an interface (24) coupled to the first connectivity station third interface via a serial link (26) and adapted to serially transfer data with the computing module or the first module.
7. The modular computer system as specified in any one of claims 1 to 6, wherein the first module (36) includes a processing unit.
8. The modular computer system as specified in claim 6 or claim 7, wherein the third module comprises a processing unit (36).
9. The modular computer system as specified in any one of claims 1 to 8, wherein the first module is based on a parallel data bus architecture.
10. The modular computer system as specified in claim 9, wherein the parallel data bus is a PCI data bus.
11. The modular computer system as specified in claim 9, wherein the parallel data bus is a Cardbus data bus.
12. The modular computer system as specified in claim 9, wherein the parallel data bus is a PCIx data bus.
13. The modular computer system as specified in any one of claims 1 to 12, further comprising a fourth module (36) having an interface coupled to the first module (32).
14. The modular computer system as specified in claim 13, wherein the fourth module (32) is based on a parallel data bus architecture.
15. The modular computer system as specified in claim 14, wherein the parallel data bus is a PCI data bus.
16. The modular computer system as specified in claim 14, wherein the parallel data bus is a Cardbus data bus.
17. The modular computer system as specified in claim 14, wherein the parallel data bus is a PCIx data bus.
18. The modular computer system as specified in any one of claims 1 to 17, wherein said first module and the computing module serially transfer data therebetween via said connectivity station without packetizing the serial data.
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US19831700P | 2000-04-19 | 2000-04-19 | |
| US60/198,317 | 2000-04-19 | ||
| US09/559,677 US6594719B1 (en) | 2000-04-19 | 2000-04-27 | Extended cardbus/pc card controller with split-bridge ™technology |
| US09/559,677 | 2000-04-27 | ||
| PCT/US2001/012666 WO2001082089A2 (en) | 2000-04-19 | 2001-04-19 | Modular computer system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2445711A1 CA2445711A1 (en) | 2001-11-01 |
| CA2445711C true CA2445711C (en) | 2010-04-13 |
Family
ID=26893664
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002445716A Expired - Fee Related CA2445716C (en) | 2000-04-19 | 2001-04-19 | Extended cardbus/pc card controller with split-bridge technology |
| CA2445711A Expired - Fee Related CA2445711C (en) | 2000-04-19 | 2001-04-19 | Modular computer system |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002445716A Expired - Fee Related CA2445716C (en) | 2000-04-19 | 2001-04-19 | Extended cardbus/pc card controller with split-bridge technology |
Country Status (7)
| Country | Link |
|---|---|
| US (2) | US6594719B1 (en) |
| EP (3) | EP1275048B1 (en) |
| AT (1) | ATE352066T1 (en) |
| AU (2) | AU2001257103A1 (en) |
| CA (2) | CA2445716C (en) |
| DE (1) | DE60126074T2 (en) |
| WO (2) | WO2001082089A2 (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7734852B1 (en) * | 1998-08-06 | 2010-06-08 | Ahern Frank W | Modular computer system |
| US6594719B1 (en) | 2000-04-19 | 2003-07-15 | Mobility Electronics Inc. | Extended cardbus/pc card controller with split-bridge ™technology |
| US6748458B2 (en) * | 2001-08-31 | 2004-06-08 | Hewlett-Packard Development Company, L.P. | Modular input/output expansion system for an external computer |
| US6813667B2 (en) | 2001-09-05 | 2004-11-02 | Hewlett-Packard Development Company, L.P. | Bus extender and formatter apparatus and methods |
| US6990549B2 (en) * | 2001-11-09 | 2006-01-24 | Texas Instruments Incorporated | Low pin count (LPC) I/O bridge |
| TWI226552B (en) * | 2003-11-20 | 2005-01-11 | Rdc Semiconductor Co Ltd | Bus integrating system |
| CA2489999A1 (en) * | 2003-12-09 | 2005-06-09 | Lorne M. Trottier | A secure integrated media center |
| US7908623B2 (en) * | 2004-05-12 | 2011-03-15 | Matrox Electronic Systems Ltd. | Set top box for PC/HDTV multimedia center |
| EP1659499A1 (en) * | 2004-11-16 | 2006-05-24 | RDC Semiconductor Co., Ltd. | Bus integrating system |
| US7769939B2 (en) * | 2006-06-26 | 2010-08-03 | Thomson Licensing | Apparatus and method for interfacing electronic devices |
| US8670335B2 (en) * | 2008-04-02 | 2014-03-11 | Marvell World Trade Ltd. | Reduced power transmission |
| US9712459B1 (en) * | 2010-01-27 | 2017-07-18 | Marvell International Ltd. | Low-to-high speed cut-through communication |
| US10225290B2 (en) * | 2016-07-15 | 2019-03-05 | Genband Us Llc | Systems and methods for extending DSP capability of existing computing devices |
Family Cites Families (177)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3800097A (en) | 1972-09-15 | 1974-03-26 | Gte Automatic Electric Lab Inc | Bus system for interconnecting systems of a communication switching system |
| US4112369A (en) | 1976-04-09 | 1978-09-05 | Digital Data, Inc. | Secure SCA broadcasting system including subscriber actuated portable receiving terminals |
| US4413319A (en) | 1981-03-09 | 1983-11-01 | Allen-Bradley Company | Programmable controller for executing block transfer with remote I/O interface racks |
| US4504927A (en) | 1982-09-08 | 1985-03-12 | Allen-Bradley Company | Programmable controller with expandable I/O interface circuitry |
| JPS59184903U (en) | 1983-05-28 | 1984-12-08 | ユニチカ株式会社 | Rectifier net for settling tank |
| US4535421A (en) | 1983-07-05 | 1985-08-13 | Pitney Bowes Inc. | Universal real time transparent asynchronous serial/echoplex converter |
| US4591660A (en) * | 1983-10-25 | 1986-05-27 | At&T Bell Laboratories | Common control audio decryptor |
| US4882702A (en) | 1986-03-31 | 1989-11-21 | Allen-Bradley Company, Inc. | Programmable controller with I/O expansion module located in one of I/O module positions for communication with outside I/O modules |
| US5134702A (en) | 1986-04-21 | 1992-07-28 | Ncr Corporation | Serial-to-parallel and parallel-to-serial converter |
| US4787029A (en) | 1986-09-29 | 1988-11-22 | Gte Communication Systems Corporation | Level converting bus extender with subsystem selection signal decoding enabling connection to microprocessor |
| US4901308A (en) | 1986-12-08 | 1990-02-13 | Dsc Communications Corporation | Digital bridge for a time slot interchange digital switched matrix |
| US5038320A (en) | 1987-03-13 | 1991-08-06 | International Business Machines Corp. | Computer system with automatic initialization of pluggable option cards |
| DD266436B3 (en) | 1987-12-11 | 1993-02-04 | Jenoptik Jena Gmbh | SYSTEMBUSER EXPANSION FOR COUPLING MULTIMASTER-AFFORDABLE MULTI-SYSTEMS |
| US4954949A (en) | 1988-02-05 | 1990-09-04 | Commodore-Amiga, Inc. | Universal connector device for bus networks in host computer/co-processor computer system |
| US5517623A (en) | 1988-05-05 | 1996-05-14 | International Business Machines Corporation | Flexible entry level or advanced level computer system |
| US4961140A (en) | 1988-06-29 | 1990-10-02 | International Business Machines Corporation | Apparatus and method for extending a parallel synchronous data and message bus |
| US5111423A (en) | 1988-07-21 | 1992-05-05 | Altera Corporation | Programmable interface for computer system peripheral circuit card |
| JPH02140852A (en) | 1988-11-22 | 1990-05-30 | Hitachi Ltd | Dma transfer controller |
| US5301349A (en) | 1988-12-28 | 1994-04-05 | Kabushiki Kaisha Toshiba | Single chip computer having ground wire formed immediately parallel a data bus and drivers formed directly under the data bus for high speed data transfer |
| US4959833A (en) | 1989-03-08 | 1990-09-25 | Ics Electronics Corporation | Data transmission method and bus extender |
| JPH031429A (en) | 1989-05-29 | 1991-01-08 | Mitsubishi Electric Corp | Electron gun for color television picture tube |
| US4941845A (en) | 1989-06-07 | 1990-07-17 | Traveling Software, Inc. | Data transfer cable |
| US4969830A (en) | 1989-06-12 | 1990-11-13 | Grid Systems Corporation | Connection between portable computer components |
| US5191657A (en) | 1989-11-09 | 1993-03-02 | Ast Research, Inc. | Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus |
| US5274711A (en) | 1989-11-14 | 1993-12-28 | Rutledge Janet C | Apparatus and method for modifying a speech waveform to compensate for recruitment of loudness |
| US5237690A (en) | 1990-07-06 | 1993-08-17 | International Business Machines Corporation | System for testing adaptor card upon power up and having disablement, enablement, and reconfiguration options |
| US5357621A (en) | 1990-09-04 | 1994-10-18 | Hewlett-Packard Company | Serial architecture for memory module control |
| CA2051029C (en) | 1990-11-30 | 1996-11-05 | Pradeep S. Sindhu | Arbitration of packet switched busses, including busses for shared memory multiprocessors |
| US5191653A (en) | 1990-12-28 | 1993-03-02 | Apple Computer, Inc. | Io adapter for system and io buses having different protocols and speeds |
| US5524252A (en) | 1991-04-19 | 1996-06-04 | International Business Machines Corporation | Personal computer system combined with an adapter for networks having varying characteristics, and adapter for coupling a personal computer to such networks |
| JP2744865B2 (en) | 1991-04-30 | 1998-04-28 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Serial channel adapter |
| US5313589A (en) | 1991-05-15 | 1994-05-17 | Ibm Corporation | Low level device interface for direct access storage device including minimum functions and enabling high data rate performance |
| US5187645A (en) | 1991-06-07 | 1993-02-16 | Ergo Computing, Inc. | Portable computer with docking connector for peripheral devices |
| US5335329A (en) | 1991-07-18 | 1994-08-02 | Texas Microsystems, Inc. | Apparatus for providing DMA functionality to devices located in a bus expansion chassis |
| CA2112888A1 (en) | 1991-07-18 | 1993-02-04 | Vincent C. Motta | Razor head with variable shaving geometry |
| US5469545A (en) | 1991-10-03 | 1995-11-21 | Compaq Computer Corp. | Expandable communication system with data flow control |
| EP0558770A1 (en) | 1992-02-29 | 1993-09-08 | International Business Machines Corporation | A hot pluggable electrical circuit |
| US5377184A (en) | 1992-03-02 | 1994-12-27 | International Business Machines Corporation | Method of controlling TWA link in a communications adapter by monitoring buffer fill levels |
| US5475818A (en) | 1992-03-18 | 1995-12-12 | Aeg Transportation Systems, Inc. | Communications controller central processing unit board |
| US5506964A (en) | 1992-04-16 | 1996-04-09 | International Business Machines Corporation | System with multiple interface logic circuits including arbitration logic for individually linking multiple processing systems to at least one remote sub-system |
| US5634080A (en) | 1992-06-29 | 1997-05-27 | Elonex Ip Holdings, Ltd. | Hand-held portable computer having an electroluminescent flat-panel display with pixel elements at right angles to the plane of the display and an excitation direction parallel to the plane of the display |
| JPH0628307A (en) | 1992-07-06 | 1994-02-04 | Toshiba Corp | Bus controller |
| JPH07509332A (en) | 1992-07-24 | 1995-10-12 | バーグ・テクノロジー・インコーポレーテッド | Device for connecting computer equipment |
| EP0588030A3 (en) * | 1992-09-17 | 1995-01-25 | Ibm | Master microchannel apparatus for converting to switch architecture. |
| US5335326A (en) | 1992-10-01 | 1994-08-02 | Xerox Corporation | Multichannel FIFO device channel sequencer |
| US5430847A (en) | 1992-10-22 | 1995-07-04 | International Business Machines Corporation | Method and system for extending system buses to external devices |
| US5497498A (en) | 1992-11-05 | 1996-03-05 | Giga Operations Corporation | Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation |
| US6157967A (en) | 1992-12-17 | 2000-12-05 | Tandem Computer Incorporated | Method of data communication flow control in a data processing system using busy/ready commands |
| US5507002A (en) | 1992-12-24 | 1996-04-09 | At&T Global Information Solutions Company | Peripheral component interconnect special cycle protocol using soft message IDS |
| US5373149A (en) | 1993-02-01 | 1994-12-13 | At&T Bell Laboratories | Folding electronic card assembly |
| US5457785A (en) | 1993-02-10 | 1995-10-10 | Elonex Technologies, Inc. | CPU-independent and device-driver transparent system for translating a computer's internal bus signals onto an intermediate bus and further translating onto an expansion bus |
| US5579489A (en) | 1993-02-10 | 1996-11-26 | Elonex I.P. Holdings, Ltd. | Hand-held portable computer having capability for external expansion of an internal bus |
| US5530895A (en) | 1993-02-25 | 1996-06-25 | Microsoft Corporation | System and method for computer interface board identification by serially comparing identification address bits and asserting complementary logic patterns for each match |
| US5325491A (en) | 1993-04-13 | 1994-06-28 | International Business Machines Corporation | Method and apparatus for extending a computer bus |
| US5522050A (en) | 1993-05-28 | 1996-05-28 | International Business Machines Corporation | Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus |
| US5542055A (en) | 1993-05-28 | 1996-07-30 | International Business Machines Corp. | System for counting the number of peripheral buses in each hierarch connected to primary bus for creating map of peripheral buses to locate peripheral devices |
| US5452180A (en) | 1993-07-15 | 1995-09-19 | Dell Usa, L.P. | Docking apparatus for a portable data processing unit including an arcuate support member with a card extension pivotally mounted on a base member |
| US5477415A (en) | 1993-11-12 | 1995-12-19 | Texas Instruments Incorporated | Automatic computer docking station having a motorized tray, cammed side connectors, motorized side connectors, and locking and unlocking guide pins |
| JPH07210537A (en) | 1993-12-10 | 1995-08-11 | Advanced Micro Devicds Inc | Computer system |
| US5540597A (en) | 1993-12-15 | 1996-07-30 | International Business Machines Corporation | All flex PCMCIA-format cable |
| US5446869A (en) | 1993-12-30 | 1995-08-29 | International Business Machines Corporation | Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card |
| US5611053A (en) | 1994-01-21 | 1997-03-11 | Advanced Micro Devices, Inc. | Apparatus and method for integrating bus master ownership of local bus load by plural data transceivers |
| US5632020A (en) | 1994-03-25 | 1997-05-20 | Advanced Micro Devices, Inc. | System for docking a portable computer to a host computer without suspending processor operation by a docking agent driving the bus inactive during docking |
| US5483020A (en) | 1994-04-12 | 1996-01-09 | W. L. Gore & Associates, Inc. | Twin-ax cable |
| SE501984C2 (en) | 1994-04-18 | 1995-07-03 | Kvaser Consultant Ab | Serial bus connection equipment eliminating functional interference - couples main transmitter and receiver units divided into sub-groups enabling high speed communication |
| US5579491A (en) | 1994-07-07 | 1996-11-26 | Dell U.S.A., L.P. | Local proactive hot swap request/acknowledge system |
| US5555510A (en) | 1994-08-02 | 1996-09-10 | Intel Corporation | Automatic computer card insertion and removal algorithm |
| US5548730A (en) | 1994-09-20 | 1996-08-20 | Intel Corporation | Intelligent bus bridge for input/output subsystems in a computer system |
| US5572688A (en) | 1994-09-30 | 1996-11-05 | Tyan Computer Corporation | Primary bus processing element with multifunction interconnection to secondary bus |
| US5671421A (en) | 1994-12-07 | 1997-09-23 | Intel Corporation | Serial interrupt bus protocol |
| US5495569A (en) | 1994-12-30 | 1996-02-27 | Compaq Computer Corp. | Circuit for ensuring that a local interrupt controller in a microprocessor is powered up active |
| US5736968A (en) | 1995-02-03 | 1998-04-07 | Mind Path Technologies, Inc. | Computer controlled presentation system |
| EP0765502B1 (en) | 1995-03-07 | 2005-01-26 | Mobility Electronics, Inc. | System and method for expansion of a computer |
| US5799207A (en) | 1995-03-28 | 1998-08-25 | Industrial Technology Research Institute | Non-blocking peripheral access architecture having a register configure to indicate a path selection for data transfer between a master, memory, and an I/O device |
| US5793996A (en) | 1995-05-03 | 1998-08-11 | Apple Computer, Inc. | Bridge for interconnecting a computer system bus, an expansion bus and a video frame buffer |
| US5608884A (en) | 1995-05-17 | 1997-03-04 | Dell Usa, L.P. | Commonly housed multiple processor type computing system and method of manufacturing the same |
| US5572525A (en) | 1995-05-31 | 1996-11-05 | National Instruments Corporation | GPIB extender with find listener protocol capabilities |
| US5590377A (en) | 1995-06-07 | 1996-12-31 | Ast Research, Inc. | Automatic control of distributed DMAs in a PCI bus system supporting dual ISA buses |
| US5832279A (en) | 1995-06-07 | 1998-11-03 | Lsi Logic Corporation | Advanced programmable interrupt controller (APIC) with high speed serial data bus |
| US5694556A (en) | 1995-06-07 | 1997-12-02 | International Business Machines Corporation | Data processing system including buffering mechanism for inbound and outbound reads and posted writes |
| CN1137442C (en) | 1995-06-15 | 2004-02-04 | 英特尔公司 | Architecture for an I/O processor that integrates a PCI bridge |
| US5696949A (en) | 1995-06-15 | 1997-12-09 | Intel Corporation | System for PCI slots expansion using asynchronous PCI-to-PCI bridge with clock generator for providing clock signal to the expansion mother board and expansion side of bridge |
| US5761531A (en) | 1995-06-30 | 1998-06-02 | Fujitsu Limited | Input/output control apparatus and method for transfering track data from cache module to channel unit during the staging of the data track from device adapter |
| EP0752646B1 (en) | 1995-07-07 | 2002-03-27 | Sun Microsystems, Inc. | Data access implementation of device driver interface |
| JPH0954746A (en) | 1995-08-11 | 1997-02-25 | Toshiba Corp | Computer system |
| US5764924A (en) | 1995-08-24 | 1998-06-09 | Ncr Corporation | Method and apparatus for extending a local PCI bus to a remote I/O backplane |
| JP3386640B2 (en) | 1995-09-29 | 2003-03-17 | 株式会社東芝 | Computer system and expansion unit used in this system |
| US5781747A (en) * | 1995-11-14 | 1998-07-14 | Mesa Ridge Technologies, Inc. | Method and apparatus for extending the signal path of a peripheral component interconnect bus to a remote location |
| US5724529A (en) | 1995-11-22 | 1998-03-03 | Cirrus Logic, Inc. | Computer system with multiple PC card controllers and a method of controlling I/O transfers in the system |
| US5748921A (en) | 1995-12-11 | 1998-05-05 | Advanced Micro Devices, Inc. | Computer system including a plurality of multimedia devices each having a high-speed memory data channel for accessing system memory |
| US6452927B1 (en) | 1995-12-29 | 2002-09-17 | Cypress Semiconductor Corporation | Method and apparatus for providing a serial interface between an asynchronous transfer mode (ATM) layer and a physical (PHY) layer |
| US5802055A (en) | 1996-04-22 | 1998-09-01 | Apple Computer, Inc. | Method and apparatus for dynamic buffer allocation in a bus bridge for pipelined reads |
| US5941965A (en) | 1996-05-16 | 1999-08-24 | Electronics Accessory Specialists International, Inc. | Universal docking station |
| US5911055A (en) | 1996-06-05 | 1999-06-08 | Compaq Computer Corporation | Using subordinate bus devices that are connected to a common bus |
| US5987539A (en) * | 1996-06-05 | 1999-11-16 | Compaq Computer Corporation | Method and apparatus for flushing a bridge device read buffer |
| US5819053A (en) | 1996-06-05 | 1998-10-06 | Compaq Computer Corporation | Computer system bus performance monitoring |
| US5968144A (en) | 1996-06-27 | 1999-10-19 | Vlsi Technology, Inc. | System for supporting DMA I/O device using PCI bus and PCI-PCI bridge comprising programmable DMA controller for request arbitration and storing data transfer information |
| US5913037A (en) | 1996-07-03 | 1999-06-15 | Compaq Computer Corporation | Dynamic management information base manager |
| US5793995A (en) | 1996-07-19 | 1998-08-11 | Compaq Computer Corporation | Bus system for shadowing registers |
| US5864688A (en) | 1996-07-19 | 1999-01-26 | Compaq Computer Corporation | Apparatus and method for positively and subtractively decoding addresses on a bus |
| JPH1049379A (en) | 1996-08-05 | 1998-02-20 | Toshiba Corp | Interrupt control system for computer system |
| US5905870A (en) | 1996-09-11 | 1999-05-18 | Advanced Micro Devices, Inc | Arrangement for initiating and maintaining flow control in shared-medium, full-duplex, and switched networks |
| JP3001429B2 (en) | 1996-09-12 | 2000-01-24 | 日本電気アイシーマイコンシステム株式会社 | Filter circuit |
| US5854908A (en) | 1996-10-15 | 1998-12-29 | International Business Machines Corporation | Computer system generating a processor interrupt in response to receiving an interrupt/data synchronizing signal over a data bus |
| US6167120A (en) | 1996-11-06 | 2000-12-26 | Lextron Systems, Inc. | Apparatus and methods for home networking |
| EP0844567A1 (en) | 1996-11-21 | 1998-05-27 | Hewlett-Packard Company | Long haul PCI-to-PCI bridge |
| US5848279A (en) | 1996-12-27 | 1998-12-08 | Intel Corporation | Mechanism for delivering interrupt messages |
| US5815677A (en) | 1996-12-31 | 1998-09-29 | Compaq Computer Corporation | Buffer reservation method for a bus bridge system |
| US5835741A (en) | 1996-12-31 | 1998-11-10 | Compaq Computer Corporation | Bus-to-bus bridge in computer system, with fast burst memory range |
| US6222825B1 (en) | 1997-01-23 | 2001-04-24 | Advanced Micro Devices, Inc. | Arrangement for determining link latency for maintaining flow control in full-duplex networks |
| AU6260398A (en) | 1997-02-03 | 1998-08-25 | Curt A. Schmidt | A computer system using a plurality of remote workstations and centralized computer modules |
| US6026075A (en) | 1997-02-25 | 2000-02-15 | International Business Machines Corporation | Flow control mechanism |
| US6141744A (en) * | 1997-03-24 | 2000-10-31 | Texas Instruments Incorporated | PC circuits, systems and methods |
| US5953511A (en) | 1997-04-08 | 1999-09-14 | National Instruments Corporation | PCI bus to IEEE 1394 bus translator |
| US6247091B1 (en) | 1997-04-28 | 2001-06-12 | International Business Machines Corporation | Method and system for communicating interrupts between nodes of a multinode computer system |
| US6418492B1 (en) | 1997-05-13 | 2002-07-09 | Micron Electronics | Method for computer implemented hot-swap and hot-add |
| US6295281B1 (en) | 1997-05-16 | 2001-09-25 | 3Com Corporation | Symmetric flow control for ethernet full duplex buffered repeater |
| JP3116860B2 (en) | 1997-06-05 | 2000-12-11 | 日本電気株式会社 | Data processing device, data processing system, data processing method, information storage medium |
| US6425033B1 (en) | 1997-06-20 | 2002-07-23 | National Instruments Corporation | System and method for connecting peripheral buses through a serial bus |
| US6098103A (en) | 1997-08-11 | 2000-08-01 | Lsi Logic Corporation | Automatic MAC control frame generating apparatus for LAN flow control |
| US6031821A (en) | 1997-08-19 | 2000-02-29 | Advanced Micro Devices, Inc. | Apparatus and method for generating a pause frame in a buffered distributor based on lengths of data packets distributed according to a round robin repeater arbitration |
| US6333929B1 (en) | 1997-08-29 | 2001-12-25 | Intel Corporation | Packet format for a distributed system |
| US6263385B1 (en) | 1997-10-20 | 2001-07-17 | Advanced Micro Devices, Inc. | PC parallel port structure partitioned between two integrated circuits interconnected by a serial bus |
| US6275888B1 (en) | 1997-11-19 | 2001-08-14 | Micron Technology, Inc. | Method for configuring peer-to-peer bus bridges in a computer system using shadow configuration registers |
| US6035333A (en) | 1997-11-24 | 2000-03-07 | International Business Machines Corporation | Method and system for providing congestion control in a data communications network |
| US6115356A (en) | 1997-12-18 | 2000-09-05 | Advanced Micro Devices, Inc. | Apparatus and method for generating flow control frames in a workgroup switch based on traffic contribution from a network switch port |
| US6084856A (en) | 1997-12-18 | 2000-07-04 | Advanced Micro Devices, Inc. | Method and apparatus for adjusting overflow buffers and flow control watermark levels |
| US5948076A (en) | 1997-12-31 | 1999-09-07 | Adaptec, Inc. | Method and system for changing peripheral component interconnect configuration registers |
| US6456590B1 (en) | 1998-02-13 | 2002-09-24 | Texas Instruments Incorporated | Static and dynamic flow control using virtual input queueing for shared memory ethernet switches |
| US5991304A (en) * | 1998-02-13 | 1999-11-23 | Intel Corporation | Method and apparatus for minimizing asynchronous transmit FIFO under-run and receive FIFO over-run conditions |
| US6058144A (en) * | 1998-04-03 | 2000-05-02 | Nortel Networks Corporation | Multi-GB/S data pulse receiver |
| US6201829B1 (en) * | 1998-04-03 | 2001-03-13 | Adaptec, Inc. | Serial/parallel GHZ transceiver with pseudo-random built in self test pattern generator |
| US6170022B1 (en) | 1998-04-03 | 2001-01-02 | International Business Machines Corporation | Method and system for monitoring and controlling data flow in a network congestion state by changing each calculated pause time by a random amount |
| US6345330B2 (en) | 1998-05-01 | 2002-02-05 | Acqis Technology, Inc. | Communication channel and interface devices for bridging computer interface buses |
| US6216185B1 (en) | 1998-05-01 | 2001-04-10 | Acqis Technology, Inc. | Personal computer peripheral console with attached computer module |
| US6101563A (en) | 1998-05-15 | 2000-08-08 | International Business Machines Corporation | Configuration access system |
| US6085278A (en) | 1998-06-02 | 2000-07-04 | Adaptec, Inc. | Communications interface adapter for a computer system including posting of system interrupt status |
| DE19829212A1 (en) | 1998-06-30 | 2000-01-05 | Siemens Nixdorf Inf Syst | Coupling device for computer peripheral component interconnection buses |
| US7734852B1 (en) | 1998-08-06 | 2010-06-08 | Ahern Frank W | Modular computer system |
| US7269680B1 (en) | 1998-08-06 | 2007-09-11 | Tao Logic Systems Llc | System enabling device communication in an expanded computing device |
| US6070214A (en) | 1998-08-06 | 2000-05-30 | Mobility Electronics, Inc. | Serially linked bus bridge for expanding access over a first bus to a second bus |
| US6260092B1 (en) | 1998-09-24 | 2001-07-10 | Philips Semiconductors, Inc. | Point to point or ring connectable bus bridge and an interface with method for enhancing link performance in a point to point connectable bus bridge system using the fiber channel |
| US6473810B1 (en) * | 1998-09-28 | 2002-10-29 | Texas Instruments Incorporated | Circuits, systems, and methods for efficient wake up of peripheral component interconnect controller |
| US6430635B1 (en) | 1998-10-10 | 2002-08-06 | Lg Electronics Inc | Protocol interfacing method |
| US6167029A (en) | 1998-10-13 | 2000-12-26 | Xaqti Corporation | System and method for integrated data flow control |
| US6418494B1 (en) | 1998-10-30 | 2002-07-09 | Cybex Computer Products Corporation | Split computer architecture to separate user and processor while retaining original user interface |
| US6247086B1 (en) | 1998-11-12 | 2001-06-12 | Adaptec, Inc. | PCI bridge for optimized command delivery |
| US6457081B1 (en) | 1998-11-23 | 2002-09-24 | Advanced Micro Devices, Inc. | Packet protocol for reading an indeterminate number of data bytes across a computer interconnection bus |
| US6233639B1 (en) | 1999-01-04 | 2001-05-15 | International Business Machines Corporation | Memory card utilizing two wire bus |
| FR2790892A1 (en) * | 1999-03-12 | 2000-09-15 | Canon Kk | METHOD AND DEVICE FOR CONTROLLING THE SYNCHRONIZATION BETWEEN TWO SERIAL COMMUNICATION BUSES OF A NETWORK |
| JP3895071B2 (en) * | 1999-03-12 | 2007-03-22 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Bus / bridge circuit, information processing system, and card bus controller |
| US6950440B1 (en) * | 1999-03-18 | 2005-09-27 | National Instruments Corporation | System and method for efficiently generating packets on a serial bus in response to parallel bus cycles |
| US6385671B1 (en) | 1999-03-29 | 2002-05-07 | Intel Corporation | Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field |
| AU4482000A (en) * | 1999-04-23 | 2000-11-10 | Sony Electronics Inc. | Method of and apparatus for implementing and sending an asynchronous control mechanism packet |
| US6401157B1 (en) | 1999-04-30 | 2002-06-04 | Compaq Information Technologies Group, L.P. | Hot-pluggable component detection logic |
| US6457091B1 (en) | 1999-05-14 | 2002-09-24 | Koninklijke Philips Electronics N.V. | PCI bridge configuration having physically separate parts |
| US6581125B1 (en) * | 1999-05-14 | 2003-06-17 | Koninklijke Philips Electronics N.V. | PCI bridge having latency inducing serial bus |
| US6381661B1 (en) | 1999-05-28 | 2002-04-30 | 3Com Corporation | High throughput UART to DSP interface having Dual transmit and receive FIFO buffers to support data transfer between a host computer and an attached modem |
| US6446192B1 (en) | 1999-06-04 | 2002-09-03 | Embrace Networks, Inc. | Remote monitoring and control of equipment over computer networks using a single web interfacing chip |
| US6493745B1 (en) | 1999-09-03 | 2002-12-10 | Microsoft Corporation | Message processing technique to improve client computer response to user input |
| US6671737B1 (en) | 1999-09-24 | 2003-12-30 | Xerox Corporation | Decentralized network system |
| US6567876B1 (en) | 1999-12-03 | 2003-05-20 | Hewlett-Packard Development Company, L.P. | Docking PCI to PCI bridge using IEEE 1394 link |
| DE60028549T2 (en) * | 2000-02-14 | 2007-06-06 | Tao Logic Systems LLC, Las Vegas | bus bridge |
| WO2001061512A1 (en) | 2000-02-14 | 2001-08-23 | Mobility Electronics, Inc. | Computer docking system and method |
| US6594719B1 (en) | 2000-04-19 | 2003-07-15 | Mobility Electronics Inc. | Extended cardbus/pc card controller with split-bridge ™technology |
| EP1189141A3 (en) * | 2000-09-13 | 2005-12-28 | Texas Instruments Inc. | Bus bridge |
| US6989801B2 (en) | 2001-03-22 | 2006-01-24 | Koninklijke Philips Electronics N.V. | Two-way presentation display system |
| JP2003050661A (en) | 2001-08-06 | 2003-02-21 | Casio Comput Co Ltd | Electronic equipment with communicating function and communication program |
| US7047326B1 (en) | 2002-01-31 | 2006-05-16 | Harman International Industries, Inc. | Use of a remote control with a device having a built-in communication port |
| US20040083315A1 (en) | 2002-10-25 | 2004-04-29 | Aaron Grassian | Integrated circuit for a multi-function handheld device |
| US20040088452A1 (en) | 2002-11-06 | 2004-05-06 | Bryan Scott | Method for video data transmission between an external video device and a handheld personal computer system |
| US6788101B1 (en) * | 2003-02-13 | 2004-09-07 | Lattice Semiconductor Corporation | Programmable interface circuit for differential and single-ended signals |
| US20050174488A1 (en) | 2003-03-10 | 2005-08-11 | Sandeep Chennakeshu | Methods, devices, and systems for displaying information from a remote electronic device |
| US7434166B2 (en) | 2003-06-03 | 2008-10-07 | Harman International Industries Incorporated | Wireless presentation system |
| US20050129385A1 (en) | 2003-09-16 | 2005-06-16 | Jmz Llc | Intelligent portable memory device with display |
| DE102008020793A1 (en) | 2008-04-22 | 2009-11-05 | Forschungsverbund Berlin E.V. | Semiconductor device, precursor and method of manufacture |
| ITMI20080770A1 (en) | 2008-04-24 | 2009-10-25 | Nuovo Pignone Spa | PRE-PACKING BOX FOR ALTERNATIVE COMPRESSORS |
-
2000
- 2000-04-27 US US09/559,677 patent/US6594719B1/en not_active Ceased
-
2001
- 2001-04-19 WO PCT/US2001/012666 patent/WO2001082089A2/en active Search and Examination
- 2001-04-19 AU AU2001257103A patent/AU2001257103A1/en not_active Abandoned
- 2001-04-19 AU AU2001251674A patent/AU2001251674A1/en not_active Abandoned
- 2001-04-19 EP EP01925078A patent/EP1275048B1/en not_active Expired - Lifetime
- 2001-04-19 WO PCT/US2001/012678 patent/WO2001082090A2/en active IP Right Grant
- 2001-04-19 DE DE60126074T patent/DE60126074T2/en not_active Expired - Lifetime
- 2001-04-19 CA CA002445716A patent/CA2445716C/en not_active Expired - Fee Related
- 2001-04-19 CA CA2445711A patent/CA2445711C/en not_active Expired - Fee Related
- 2001-04-19 EP EP01930580.4A patent/EP1275049B1/en not_active Expired - Lifetime
- 2001-04-19 EP EP07000788A patent/EP1801704A3/en not_active Withdrawn
- 2001-04-19 AT AT01925078T patent/ATE352066T1/en not_active IP Right Cessation
-
2005
- 2005-07-15 US US11/183,298 patent/USRE41494E1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CA2445716A1 (en) | 2001-11-01 |
| WO2001082090A3 (en) | 2002-02-21 |
| EP1275049B1 (en) | 2016-02-17 |
| CA2445711A1 (en) | 2001-11-01 |
| USRE41494E1 (en) | 2010-08-10 |
| WO2001082089A2 (en) | 2001-11-01 |
| EP1275048A2 (en) | 2003-01-15 |
| CA2445716C (en) | 2005-12-20 |
| EP1275048B1 (en) | 2007-01-17 |
| EP1801704A3 (en) | 2008-10-29 |
| DE60126074D1 (en) | 2007-03-08 |
| WO2001082090A2 (en) | 2001-11-01 |
| ATE352066T1 (en) | 2007-02-15 |
| DE60126074T2 (en) | 2007-08-23 |
| EP1801704A2 (en) | 2007-06-27 |
| AU2001257103A1 (en) | 2001-11-07 |
| WO2001082089A3 (en) | 2002-01-10 |
| AU2001251674A1 (en) | 2001-11-07 |
| EP1275049A2 (en) | 2003-01-15 |
| US6594719B1 (en) | 2003-07-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20180196764A1 (en) | Computing module with serial data connectivity | |
| USRE41494E1 (en) | Extended cardbus/PC card controller with split-bridge technology | |
| US5568619A (en) | Method and apparatus for configuring a bus-to-bus bridge | |
| US5430847A (en) | Method and system for extending system buses to external devices | |
| US5828865A (en) | Dual mode bus bridge for interfacing a host bus and a personal computer interface bus | |
| US6606678B1 (en) | Computer system | |
| US6353867B1 (en) | Virtual component on-chip interface | |
| WO2005081140A2 (en) | Modular presentation device for use with pda’s and smartphones | |
| US20070283054A1 (en) | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (fb-dimm) | |
| JP2008545319A (en) | Software layer for communication between RS-232 / I2C conversion IC and host | |
| US5761443A (en) | Computer system employing a bus conversion bridge for interfacing a master device residing on a multiplexed peripheral bus to a slave device residing on a split-address, split-data multiplexed peripheral bus | |
| US20040230668A1 (en) | Modular presentation device for use with PDA's and Smartphones | |
| US7096290B2 (en) | On-chip high speed data interface | |
| US20060288141A1 (en) | Modular computer | |
| US6442643B1 (en) | System and method for resolving data transfer incompatibilities between PCI and Non-PCI buses | |
| KR100757223B1 (en) | Bus bridge | |
| JP4956827B2 (en) | 8-bit based data processing system | |
| KR20010070407A (en) | Storage device in an expansion slot of a computer input device | |
| US6311235B1 (en) | UART support for address bit on seven bit frames | |
| KR100757224B1 (en) | Computer docking system and method | |
| KR20050076527A (en) | Interface apparatus using multi-input/output apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |
Effective date: 20190423 |