CA2364419C - Process and device for deterministic transmission of asynchronous data in packets - Google Patents
Process and device for deterministic transmission of asynchronous data in packets Download PDFInfo
- Publication number
- CA2364419C CA2364419C CA2364419A CA2364419A CA2364419C CA 2364419 C CA2364419 C CA 2364419C CA 2364419 A CA2364419 A CA 2364419A CA 2364419 A CA2364419 A CA 2364419A CA 2364419 C CA2364419 C CA 2364419C
- Authority
- CA
- Canada
- Prior art keywords
- data
- packeting
- packet
- module
- packets
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/64—Hybrid switching systems
- H04L12/6418—Hybrid transport
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
- H04L2012/5652—Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/64—Hybrid switching systems
- H04L12/6418—Hybrid transport
- H04L2012/6489—Buffer Management, Threshold setting, Scheduling, Shaping
Abstract
The present invention concerns a deterministic transmission process for asynchronous data in packets, in which the data arriving in asynchronous manner is stored in batteries (11) as and when it arrives, the said process comprising the following stages: - reception of data contained in a set of batteries in one of several packeting modules (13), start of packeting, packeting with sorting and enhancement of data, end of the packeting, and sending of the made-up packet, - stoppage of the packet composition during realization in a packeting module (13) when a message composition module (15) needs this packet, transmission of the packet thus made up, start of the realization cycle of a new packet, - recovery one after another of the packets thus created, in a predefined order, in the message composition module(15), - setting the message, made up in the message composition module (15) in the electrical format in the protocol used for the transmission. The invention also concerns a device for deterministic transmission of asynchronous data in packets.
Description
, CA 02364419 2001-12-05 PROCESS AND DEVICE FOR DETERMINISTIC TRANSMISSION OF
ASYNCHRONOUS DATA IN PACKETS
DESCRIPTION
Technical field The present invention concerns a process and device for deterministic transmission of asynchronous data in packets.
Statua of th~ pr~vioua technique In devices of the prior art for deterministic transmission of asynchronous data in packets, the acquisition device and data acquired by this device are asynchronous. Data packeting is made according to an inherent sequencing. A packet corresponds to one or several acquired data processed with or without wrapping, the wrapping being made up of a heading and an end. The number of data transmitted in the output message corresponding to a packet is defined according to two criteria:
. the number of data is restricted:
- it is always the same, or - the maximum is specified the distribution of data is positioned temporally in an equally-timed manner or not.
In the first example of data transmission from a packet i in the output message, as illustrated in SP 18412.69 DB
i ~ . CA 02364419 2001-12-05
ASYNCHRONOUS DATA IN PACKETS
DESCRIPTION
Technical field The present invention concerns a process and device for deterministic transmission of asynchronous data in packets.
Statua of th~ pr~vioua technique In devices of the prior art for deterministic transmission of asynchronous data in packets, the acquisition device and data acquired by this device are asynchronous. Data packeting is made according to an inherent sequencing. A packet corresponds to one or several acquired data processed with or without wrapping, the wrapping being made up of a heading and an end. The number of data transmitted in the output message corresponding to a packet is defined according to two criteria:
. the number of data is restricted:
- it is always the same, or - the maximum is specified the distribution of data is positioned temporally in an equally-timed manner or not.
In the first example of data transmission from a packet i in the output message, as illustrated in SP 18412.69 DB
i ~ . CA 02364419 2001-12-05
2 figure 1, the number of data Mi is always the same, and distributed in an equally-timed manner (Ti equal delays).
In the second example of data transmission from a packet i in the output message, as illustrated in figure 2, the maximum number of data Mi is always the same, it is MxTxi over an identified period of time Txi, and distributed unequally-timed (Txi variable delays) - MxTxi varies at each Txi, with MxTxi<_Mi.
In the field of data acquisition and telemetry of flight testing installations, the numerical or digital data, conveyed on continuous and cyclic messages, issued by acquisition and processing systems of the prior art is stored in the FIFO (First in - First out)batteries as and when it arrives. The data arrives in a totally asynchronous manner.
A module for packeting facilitates placing certain data from these FIFO batteries according to a predefined order. It also facilitates enhancing this data with elements of the relative date calculation type, data identification, and formatting of data, etc.
A packet thus obtained is therefore a group of data with a precise format and containing data in a precise order.
A module for packeting operates according to the following succession of stages:
1) reception of data contained in the FIFO
batteries (dump), 2) start of packeting,
In the second example of data transmission from a packet i in the output message, as illustrated in figure 2, the maximum number of data Mi is always the same, it is MxTxi over an identified period of time Txi, and distributed unequally-timed (Txi variable delays) - MxTxi varies at each Txi, with MxTxi<_Mi.
In the field of data acquisition and telemetry of flight testing installations, the numerical or digital data, conveyed on continuous and cyclic messages, issued by acquisition and processing systems of the prior art is stored in the FIFO (First in - First out)batteries as and when it arrives. The data arrives in a totally asynchronous manner.
A module for packeting facilitates placing certain data from these FIFO batteries according to a predefined order. It also facilitates enhancing this data with elements of the relative date calculation type, data identification, and formatting of data, etc.
A packet thus obtained is therefore a group of data with a precise format and containing data in a precise order.
A module for packeting operates according to the following succession of stages:
1) reception of data contained in the FIFO
batteries (dump), 2) start of packeting,
3) packeting, with sorting and data enhancement, SP 18412.69 DB
. , CA 02364419 2001-12-05
. , CA 02364419 2001-12-05
4) end of packeting,
5) sending of the packet to a message composition module.
This message composition module recovers, one after the other, the packets created by the packeting modules. A message is then made up of successive packets in a predefined order.
A formatting module then facilitates setting the message in electrical format in the protocol used for the transmission.
The operating cycle of the packeting module is self-sustaining. When the message composition module needs a packet, it sends a request to the packeting module which transmits the packet if it is made up, i.e. if stage 4 is finished. If not, it sends nothing or else an empty packet so as not to block the message composition module. The data is transmitted via the various stages 1 to 5 - the data arrives, it is put into packets by a self-sustaining device which has its own life, as it is only transferred in the message if the packet is ready. The message can contain no data, solely because the packeting has not been finished.
In these devices of the prior art, the data conveyed on the messages is at fixed slots in time.
They are PCM (Pulse Coded Modulation) type messages which meet the IRIG106 standard. The formalism of packeting, as a packet can be made up of one datum, is standardized. On the other hand, this standard stipulates nothing on the transmission time of the packets. It is the same for the CE83 and CCSDS
standards.
SP 18412.69 DB
i As illustrated in figure 3, the data and transmission in the output message are asynchronous, the transmission time TT therefore varies between the time of packeting TP and a duration 2*TP equal to twice this time, as the transmission time in the output message TMS is such that TMS«TP.
The aim of the invention is to mitigate the disadvantages of devices of the prior art, by enabling:
- transmission of the maximum amount of data in the output message, - controlling transmission time of the acquired data, - having the greatest possible ratio for the number of acquired/wrapped data in the packet.
Summary of the iaveation The invention concerns a process of deterministic transmission of asychronous data in packets, in which data arriving asynchonously is stored in batteries as and when it arrives, the said process being typified in that it comprises the following stages:
- reception of data contained in a set of batteries in one of several packeting modules, start of packeting, packeting with sorting and enhancement of data, end of packeting and sending of the packet made up, - stoppage of the packet make-up in the course of realization in a packeting module when a message composition module needs this packet, transmission of SP 18412.69 DB
i ~ . CA 02364419 2001-12-05 the packet thus made up, start of the realization cycle of a new packet, - recovery, one after another, of packets thus created in a predefined order in the message 5 composition module, - setting the message, compiled in the message composition module, in the electrical format in the protocol used for the transmission.
In this process, a packeting module which is no longer self-sustained is used.
In this process, as soon as the message composition module requests a packet, it receives the latter for it is this module that controls the packeting cycle.
Contrary to devices of the prior art in which the messages are only compiled with "well finished" packets (with the risk of having empty packets), in the process of the invention each message carries packets perhaps "less well finished" but all the data which can be, is transmitted as soon as transmission is requested. The timing cycle of datum between input and output of a device implementing this process is therefore controlled.
The invention also concerns a device of deterministic transmission of asynchronous data in packets comprising:
- at the least one input module receiving the input data, - batteries receiving numerical data stemming from this input module, SP 18412.69 DB
~ . CA 02364419 2001-12-05
This message composition module recovers, one after the other, the packets created by the packeting modules. A message is then made up of successive packets in a predefined order.
A formatting module then facilitates setting the message in electrical format in the protocol used for the transmission.
The operating cycle of the packeting module is self-sustaining. When the message composition module needs a packet, it sends a request to the packeting module which transmits the packet if it is made up, i.e. if stage 4 is finished. If not, it sends nothing or else an empty packet so as not to block the message composition module. The data is transmitted via the various stages 1 to 5 - the data arrives, it is put into packets by a self-sustaining device which has its own life, as it is only transferred in the message if the packet is ready. The message can contain no data, solely because the packeting has not been finished.
In these devices of the prior art, the data conveyed on the messages is at fixed slots in time.
They are PCM (Pulse Coded Modulation) type messages which meet the IRIG106 standard. The formalism of packeting, as a packet can be made up of one datum, is standardized. On the other hand, this standard stipulates nothing on the transmission time of the packets. It is the same for the CE83 and CCSDS
standards.
SP 18412.69 DB
i As illustrated in figure 3, the data and transmission in the output message are asynchronous, the transmission time TT therefore varies between the time of packeting TP and a duration 2*TP equal to twice this time, as the transmission time in the output message TMS is such that TMS«TP.
The aim of the invention is to mitigate the disadvantages of devices of the prior art, by enabling:
- transmission of the maximum amount of data in the output message, - controlling transmission time of the acquired data, - having the greatest possible ratio for the number of acquired/wrapped data in the packet.
Summary of the iaveation The invention concerns a process of deterministic transmission of asychronous data in packets, in which data arriving asynchonously is stored in batteries as and when it arrives, the said process being typified in that it comprises the following stages:
- reception of data contained in a set of batteries in one of several packeting modules, start of packeting, packeting with sorting and enhancement of data, end of packeting and sending of the packet made up, - stoppage of the packet make-up in the course of realization in a packeting module when a message composition module needs this packet, transmission of SP 18412.69 DB
i ~ . CA 02364419 2001-12-05 the packet thus made up, start of the realization cycle of a new packet, - recovery, one after another, of packets thus created in a predefined order in the message 5 composition module, - setting the message, compiled in the message composition module, in the electrical format in the protocol used for the transmission.
In this process, a packeting module which is no longer self-sustained is used.
In this process, as soon as the message composition module requests a packet, it receives the latter for it is this module that controls the packeting cycle.
Contrary to devices of the prior art in which the messages are only compiled with "well finished" packets (with the risk of having empty packets), in the process of the invention each message carries packets perhaps "less well finished" but all the data which can be, is transmitted as soon as transmission is requested. The timing cycle of datum between input and output of a device implementing this process is therefore controlled.
The invention also concerns a device of deterministic transmission of asynchronous data in packets comprising:
- at the least one input module receiving the input data, - batteries receiving numerical data stemming from this input module, SP 18412.69 DB
~ . CA 02364419 2001-12-05
6 - several packeting modules each connected to at least one battery, - at the least one control module for battery dump monitored by at least one packeting module, - a message composition module receiving the outputs of all the packeting modules, which can send an order of end of packet make-up to each one, - a module for formatting packets, - an output module capable of issuing each made-up packet on a transmission line.
The process and the device of the invention can be used notably in data acquisition and real-time processing systems for test installations for new aeroplanes. The solution proposed in the invention for such systems offers the following advantages. To follow vibration (or flutter) tests which are very dangerous for a plane, it is essential to perfectly control the transmission time TT, as the useful acquired data must be given to a specialist with a delay TT either less than 100ms, or parameterized depending on the type of test. With the solution stipulated in the invention TT
- TP, while in the devices of prior art TP<TT<-2*TP on the assumption that TMS«TP. The objectives are therefore optimized with the solution of the invention.
In fact, at fixed TT, TP is greater with the recommended solution than with the solution of devices of the prior art.
Short description of the drawings SP 18412.69 DB
. , CA 02364419 2001-12-05
The process and the device of the invention can be used notably in data acquisition and real-time processing systems for test installations for new aeroplanes. The solution proposed in the invention for such systems offers the following advantages. To follow vibration (or flutter) tests which are very dangerous for a plane, it is essential to perfectly control the transmission time TT, as the useful acquired data must be given to a specialist with a delay TT either less than 100ms, or parameterized depending on the type of test. With the solution stipulated in the invention TT
- TP, while in the devices of prior art TP<TT<-2*TP on the assumption that TMS«TP. The objectives are therefore optimized with the solution of the invention.
In fact, at fixed TT, TP is greater with the recommended solution than with the solution of devices of the prior art.
Short description of the drawings SP 18412.69 DB
. , CA 02364419 2001-12-05
7 - Figures 1 and 2 illustrate two examples of transmission of data from a packet, in a device of the prior art.
- Figure 3 illustrates an example of operation of a device of the prior art.
- Figure 4 illustrates the operation of the process of the invention.
- Figure 5 illustrates the device of the invention.
- Figure 6 illustrates an example of operation of the device of the invention illustrated in figure 5.
- Figures 7 and 8 illustrate an example of realization for an acquisition of arinc429 bus using respectively a device of the prior art and the device of the invention.
Summary of realization methods The process of deterministic transmission of asynchronous data in packets of the invention in which data arriving asynchronously is stored in FIFO
batteries as and when it arrives, comprises the following stages:
- reception of data contained in the batteries, - start of packeting, - packeting with sorting and enhancement of data, - end of packeting, - sending of the packet to a message composition module which recovers the packets created one after another, in a predefined order, SP 18412.69 DB
i ~ . CA 02364419 2001-12-05 .
- and, when this message composition module needs a packet:
stoppage of make-up of the packet in the course of realization, . transmission of the packet thus made up, start of the realization cycle of a new packet.
As illustrated in figure 4, the process of the invention consists in synchronizing the start and end of packet make-up in relation to their transmission in the output message - TMS being the transmission time in the output message, TP the packeting time and TT the transmission time with TT - TP + TMS. The solution obtained with TP»TMS advantageously meets the previously specified objectives.
For an identified packet, the packeting limits the number of acquired data to a figure x. If during the time TP, there are x + m data to be packeted, m data is then lost.
The device of the invention, illustrated in figure 5, comprises:
- at the least, one input module 10 receiving input data, for example a digital bus BN and analog data DA, - at the least a set of batteries 11 receiving digital data coming from this input module, possibly 3~ through an analog/digital converter 12, connected to at least one packeting module 13, SP 18412.69 DB
~ CA 02364419 2001-12-05 . 9 - at the least one control module for battery dump 14 monitored by at least one packeting module 13, - a message composition module 15 receiving the outputs of all the packeting modules 13, which can send an order of end of packet make-up to each one, - a module for formatting packets 16, - an output module 17 capable of issuing each made-up packet on a transmission line 18.
In the device of the invention, the digital or digitized data is stored in the FIFO batteries 11 as and when it arrives. The data arrives in a totally asynchronous manner - seen from the device its arrival is random.
The role of each packeting module 13 is to place certain data from the batteries 11 according to a predefined order. It can also enhance this data with elements of the relative date calculation type, data identification and formatting of the data. A packet is therefore a group of data with a precise format and containing data in a precise order.
As described previously, each packeting module 13 operates according to the following cycle:
1) reception of the data contained in the batteries, 2) start of the packeting, 3) packeting with sorting and enhancement of the data, 4) end of the packeting, 5) sending of the packet to the message composition module.
SP 18412.69 DB
' 10 What differentiates the device of the invention from devices of the prior art is the way in which each task 1 to 5 is triggered.
The message composition module 15 recovers the packets created by the successive packeting modules 13 one after the other in a predefined order.
The operating cycle of this module 13 is not self-sustaining. When the message composition module 15 needs a packet, it sends the request. This stops make-up of the packet in the course of realization. It transmits the packet thus made up then starts the realization cycle of a new packet.
The formatting module 16 is responsible for setting the message 15 in electrical format in the protocol used for the transmission (recognised function and realization).
In an example of operation, the device of the invention comprises three packeting modules 13. The make-up of packets that they generate (P1, P2 and P3 respectively) is unimportant (data sorting, enhancing, etc.). As illustrated in figure 6, a message is made up of the succession of three packets - P1 followed by P2 followed by P3 - which are transmitted by the message composition module 15 to the formatting module 16, TP
being the packeting time. In this example wrapping elements are not taken into consideration (start of frame, end of frame, checksum, etc.) realized by the formatting module 16.
SP 18412.69 DB
~ . CA 02364419 2001-12-05 At present an example of realization will be considered which is an acquisition of arinc429 bus on the assumption that TMS«TP, TCB being the bus cycle time, the number of data always being the same, and distributed in an equally-timed manner:
- figure 7 illustrates operation of a device of the prior art, - figure 8 illustrates operation of the device of the invention as described above.
The advantages of the solution proposed by the invention as compared with devices of the prior art are shown in Table 1 at the end of the description. The device of the invention meets the objectives defined previously and reveals a very significant gain as compared with the devices of the prior art.
Table 1 Output message Device of Device of Device of the prior for the the art -the time windowprior art invention Device of the TT
invention/Device of the invention => gain Number of data 18 11 64~
Number of wrappings2 1 100$
SP 18412.69 DB
- Figure 3 illustrates an example of operation of a device of the prior art.
- Figure 4 illustrates the operation of the process of the invention.
- Figure 5 illustrates the device of the invention.
- Figure 6 illustrates an example of operation of the device of the invention illustrated in figure 5.
- Figures 7 and 8 illustrate an example of realization for an acquisition of arinc429 bus using respectively a device of the prior art and the device of the invention.
Summary of realization methods The process of deterministic transmission of asynchronous data in packets of the invention in which data arriving asynchronously is stored in FIFO
batteries as and when it arrives, comprises the following stages:
- reception of data contained in the batteries, - start of packeting, - packeting with sorting and enhancement of data, - end of packeting, - sending of the packet to a message composition module which recovers the packets created one after another, in a predefined order, SP 18412.69 DB
i ~ . CA 02364419 2001-12-05 .
- and, when this message composition module needs a packet:
stoppage of make-up of the packet in the course of realization, . transmission of the packet thus made up, start of the realization cycle of a new packet.
As illustrated in figure 4, the process of the invention consists in synchronizing the start and end of packet make-up in relation to their transmission in the output message - TMS being the transmission time in the output message, TP the packeting time and TT the transmission time with TT - TP + TMS. The solution obtained with TP»TMS advantageously meets the previously specified objectives.
For an identified packet, the packeting limits the number of acquired data to a figure x. If during the time TP, there are x + m data to be packeted, m data is then lost.
The device of the invention, illustrated in figure 5, comprises:
- at the least, one input module 10 receiving input data, for example a digital bus BN and analog data DA, - at the least a set of batteries 11 receiving digital data coming from this input module, possibly 3~ through an analog/digital converter 12, connected to at least one packeting module 13, SP 18412.69 DB
~ CA 02364419 2001-12-05 . 9 - at the least one control module for battery dump 14 monitored by at least one packeting module 13, - a message composition module 15 receiving the outputs of all the packeting modules 13, which can send an order of end of packet make-up to each one, - a module for formatting packets 16, - an output module 17 capable of issuing each made-up packet on a transmission line 18.
In the device of the invention, the digital or digitized data is stored in the FIFO batteries 11 as and when it arrives. The data arrives in a totally asynchronous manner - seen from the device its arrival is random.
The role of each packeting module 13 is to place certain data from the batteries 11 according to a predefined order. It can also enhance this data with elements of the relative date calculation type, data identification and formatting of the data. A packet is therefore a group of data with a precise format and containing data in a precise order.
As described previously, each packeting module 13 operates according to the following cycle:
1) reception of the data contained in the batteries, 2) start of the packeting, 3) packeting with sorting and enhancement of the data, 4) end of the packeting, 5) sending of the packet to the message composition module.
SP 18412.69 DB
' 10 What differentiates the device of the invention from devices of the prior art is the way in which each task 1 to 5 is triggered.
The message composition module 15 recovers the packets created by the successive packeting modules 13 one after the other in a predefined order.
The operating cycle of this module 13 is not self-sustaining. When the message composition module 15 needs a packet, it sends the request. This stops make-up of the packet in the course of realization. It transmits the packet thus made up then starts the realization cycle of a new packet.
The formatting module 16 is responsible for setting the message 15 in electrical format in the protocol used for the transmission (recognised function and realization).
In an example of operation, the device of the invention comprises three packeting modules 13. The make-up of packets that they generate (P1, P2 and P3 respectively) is unimportant (data sorting, enhancing, etc.). As illustrated in figure 6, a message is made up of the succession of three packets - P1 followed by P2 followed by P3 - which are transmitted by the message composition module 15 to the formatting module 16, TP
being the packeting time. In this example wrapping elements are not taken into consideration (start of frame, end of frame, checksum, etc.) realized by the formatting module 16.
SP 18412.69 DB
~ . CA 02364419 2001-12-05 At present an example of realization will be considered which is an acquisition of arinc429 bus on the assumption that TMS«TP, TCB being the bus cycle time, the number of data always being the same, and distributed in an equally-timed manner:
- figure 7 illustrates operation of a device of the prior art, - figure 8 illustrates operation of the device of the invention as described above.
The advantages of the solution proposed by the invention as compared with devices of the prior art are shown in Table 1 at the end of the description. The device of the invention meets the objectives defined previously and reveals a very significant gain as compared with the devices of the prior art.
Table 1 Output message Device of Device of Device of the prior for the the art -the time windowprior art invention Device of the TT
invention/Device of the invention => gain Number of data 18 11 64~
Number of wrappings2 1 100$
SP 18412.69 DB
Claims (3)
1. Process for deterministic transmission of asynchronous data in packets, in which data arriving asynchronously is stored in batteries (11) as and when it arrives, the said process being typified in that it comprises the following stages:
- reception of data contained in a set of batteries in one or several packeting modules (13), start of packeting, packeting with sorting and enhancement of data, end of packeting and sending of the made-up packet, - stoppage of packet make-up in the course of realization in a packeting module (13) when a message composition module (15) needs this packet, transmission of the packet thus made up, and start of the realization cycle of a new packet, - recovery one after another of the packets thus created, in a predefined order, in the message composition module (15), - setting of the message, made up in the message composition module (15) to the electrical format in the protocol used for the transmission.
- reception of data contained in a set of batteries in one or several packeting modules (13), start of packeting, packeting with sorting and enhancement of data, end of packeting and sending of the made-up packet, - stoppage of packet make-up in the course of realization in a packeting module (13) when a message composition module (15) needs this packet, transmission of the packet thus made up, and start of the realization cycle of a new packet, - recovery one after another of the packets thus created, in a predefined order, in the message composition module (15), - setting of the message, made up in the message composition module (15) to the electrical format in the protocol used for the transmission.
2. Device for deterministic transmission of asynchronous data in packets comprising:
- at the least one input module (10) receiving the input data, - batteries (11) receiving digital data coming from this input module, - several packeting modules (13) each connected to at least one battery (11), - at the least one control module for battery dump (14) monitored by at least one packeting module (13), - a message composition module (15) receiving the outputs of all the packeting modules (13) and able to send to each of them an order for end of packet make-up, - a module for formatting packets (16), - an output module (17) capable of issuing each made-up packet on a transmission line (18).
- at the least one input module (10) receiving the input data, - batteries (11) receiving digital data coming from this input module, - several packeting modules (13) each connected to at least one battery (11), - at the least one control module for battery dump (14) monitored by at least one packeting module (13), - a message composition module (15) receiving the outputs of all the packeting modules (13) and able to send to each of them an order for end of packet make-up, - a module for formatting packets (16), - an output module (17) capable of issuing each made-up packet on a transmission line (18).
3. Use of the process according to claim 1, in data acquisition and real-time processing systems for test installations of new aeroplanes.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR0016146 | 2000-12-12 | ||
| FR0016146A FR2818066B1 (en) | 2000-12-12 | 2000-12-12 | METHOD AND DEVICE FOR DETERMINISTIC TRANSMISSION OF PACKED ASYNCHRONOUS DATA |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2364419A1 CA2364419A1 (en) | 2002-06-12 |
| CA2364419C true CA2364419C (en) | 2010-08-03 |
Family
ID=8857538
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA2364419A Expired - Lifetime CA2364419C (en) | 2000-12-12 | 2001-12-05 | Process and device for deterministic transmission of asynchronous data in packets |
Country Status (6)
| Country | Link |
|---|---|
| US (3) | US7586928B2 (en) |
| EP (1) | EP1215860B1 (en) |
| AT (1) | ATE479261T1 (en) |
| CA (1) | CA2364419C (en) |
| DE (1) | DE60142881D1 (en) |
| FR (1) | FR2818066B1 (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2818066B1 (en) * | 2000-12-12 | 2003-10-10 | Eads Airbus Sa | METHOD AND DEVICE FOR DETERMINISTIC TRANSMISSION OF PACKED ASYNCHRONOUS DATA |
| FR2863428B1 (en) * | 2003-12-03 | 2006-06-30 | Airbus France | SWAP TEST INSTALLATION SWITCHED WITH PACKET TYPE DATA FORMAT |
| US7099753B2 (en) * | 2004-04-27 | 2006-08-29 | The Boeing Company | Automatic generation of telemetry flight software, accompanying specifications, and decode files |
| CN101743724B (en) * | 2007-02-02 | 2013-05-08 | 艾利森电话股份有限公司 | Method and node for the control of a connection in a communication network |
| US11552650B2 (en) | 2019-10-03 | 2023-01-10 | Raytheon Company | Methods to compress range doppler map (RDM) values from floating point to decibels (dB) |
Family Cites Families (56)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4333176A (en) * | 1978-03-03 | 1982-06-01 | Burroughs Corporation | Data extraction means for use in a data transmission system |
| US4500987A (en) * | 1981-11-24 | 1985-02-19 | Nippon Electric Co., Ltd. | Loop transmission system |
| DE68909426T2 (en) * | 1988-01-15 | 1994-01-27 | Quantel Ltd | Data processing and transmission. |
| US4860003A (en) * | 1988-05-27 | 1989-08-22 | Motorola, Inc. | Communication system having a packet structure field |
| US5148429A (en) * | 1988-10-27 | 1992-09-15 | Kabushiki Kaisha Toshiba | Voice data transmission system and method |
| US5077671A (en) * | 1989-07-05 | 1991-12-31 | The Boeing Company | Test cart for aircraft control surface measurements |
| US5341374A (en) * | 1991-03-01 | 1994-08-23 | Trilan Systems Corporation | Communication network integrating voice data and video with distributed call processing |
| JPH04290155A (en) * | 1991-03-19 | 1992-10-14 | Fujitsu Ltd | Parallel data processing system |
| JP3262142B2 (en) * | 1992-01-16 | 2002-03-04 | 富士通株式会社 | ATM cell forming apparatus, ATM cell forming method, node, and multiplexing method in node |
| US5303302A (en) * | 1992-06-18 | 1994-04-12 | Digital Equipment Corporation | Network packet receiver with buffer logic for reassembling interleaved data packets |
| US5327421A (en) * | 1992-11-06 | 1994-07-05 | At&T Bell Laboratories | Apparatus for interfacing between telecommunications call signals and broadband signals |
| US5463616A (en) * | 1993-01-07 | 1995-10-31 | Advanced Protocol Systems, Inc. | Method and apparatus for establishing a full-duplex, concurrent, voice/non-voice connection between two sites |
| DE4343720C1 (en) * | 1993-12-21 | 1995-06-14 | Siemens Ag | Method for transmitting digital signals in an ATM communication network |
| JP3203978B2 (en) * | 1994-07-25 | 2001-09-04 | ソニー株式会社 | Data transmitting / receiving device, data receiving device, and data transmitting device |
| JP3149328B2 (en) * | 1995-01-09 | 2001-03-26 | 松下電器産業株式会社 | Transmitter and receiver |
| US5541918A (en) * | 1995-01-31 | 1996-07-30 | Fore Systems, Inc. | Method and apparatus for manipulating an ATM cell |
| US5732082A (en) * | 1995-08-11 | 1998-03-24 | International Business Machines Corp. | System and method for multi-frame received queuing with sorting in an asynchronous transfer mode (ATM) system |
| US5606559A (en) * | 1995-08-11 | 1997-02-25 | International Business Machines Corporation | System and method for an efficient ATM adapter/device driver interface |
| US5615214A (en) * | 1995-10-30 | 1997-03-25 | Motorola, Inc. | System and method of compensating propagation time variations and substituting for lost packets in a packetized voice communication system |
| SE515588C2 (en) * | 1996-01-25 | 2001-09-03 | Ericsson Telefon Ab L M | Mini cells with variable for size of payload in a mobile phone network |
| US5740173A (en) * | 1996-02-28 | 1998-04-14 | Telefonaktiebolaget Lm Ericsson | Asynchronous transfer mode (ATM) cell arrival monitoring system |
| US6014381A (en) * | 1996-09-13 | 2000-01-11 | Sony Corporation | System and method for distributing information throughout an aircraft |
| US5946708A (en) * | 1997-01-24 | 1999-08-31 | Integrated Memory Logic, Inc | Automated cache manager for storage devices |
| US6195353B1 (en) * | 1997-05-06 | 2001-02-27 | Telefonaktiebolaget Lm Ericsson (Publ) | Short packet circuit emulation |
| US6075798A (en) * | 1997-06-20 | 2000-06-13 | Lucent Technologies Inc. | Extended header for use in ATM adaptation layer type 2 packets |
| US5844906A (en) * | 1997-06-30 | 1998-12-01 | Ericsson, Inc. | Automatic synchronization of continuous bit rate ATM cells in a point-to-multipoint broadband access network |
| US7570645B2 (en) * | 2000-01-18 | 2009-08-04 | Viasat, Inc. | Frame format and frame assembling/disassembling method for the frame format |
| SE511819C2 (en) * | 1997-09-08 | 1999-11-29 | Ericsson Telefon Ab L M | Method and apparatus for packaging data streams |
| US6744763B1 (en) * | 1998-01-15 | 2004-06-01 | Apple Computer, Inc. | Method and apparatus for media data transmission |
| US6134243A (en) * | 1998-01-15 | 2000-10-17 | Apple Computer, Inc. | Method and apparatus for media data transmission |
| US6453355B1 (en) * | 1998-01-15 | 2002-09-17 | Apple Computer, Inc. | Method and apparatus for media data transmission |
| US6314100B1 (en) * | 1998-03-26 | 2001-11-06 | Emulex Corporation | Method of validation and host buffer allocation for unmapped fibre channel frames |
| US6430184B1 (en) * | 1998-04-10 | 2002-08-06 | Top Layer Networks, Inc. | System and process for GHIH-speed pattern matching for application-level switching of data packets |
| US6272131B1 (en) * | 1998-06-11 | 2001-08-07 | Synchrodyne Networks, Inc. | Integrated data packet network using a common time reference |
| US6424659B2 (en) * | 1998-07-17 | 2002-07-23 | Network Equipment Technologies, Inc. | Multi-layer switching apparatus and method |
| US6611519B1 (en) * | 1998-08-19 | 2003-08-26 | Swxtch The Rules, Llc | Layer one switching in a packet, cell, or frame-based network |
| DE69840947D1 (en) * | 1998-09-10 | 2009-08-13 | Ibm | Packet switching adapter for variable length data packets |
| US6707819B1 (en) * | 1998-12-18 | 2004-03-16 | At&T Corp. | Method and apparatus for the encapsulation of control information in a real-time data stream |
| EP1014641A1 (en) * | 1998-12-22 | 2000-06-28 | Telefonaktiebolaget Lm Ericsson | Method and system for reducing the processing time of data in communication networks |
| JP3529665B2 (en) * | 1999-04-16 | 2004-05-24 | パイオニア株式会社 | Information conversion method, information conversion device, and information reproduction device |
| JP3733784B2 (en) * | 1999-05-21 | 2006-01-11 | 株式会社日立製作所 | Packet relay device |
| US6879634B1 (en) * | 1999-05-26 | 2005-04-12 | Bigband Networks Inc. | Method and system for transmitting media streams over a variable bandwidth network |
| US7295552B1 (en) * | 1999-06-30 | 2007-11-13 | Broadcom Corporation | Cluster switching architecture |
| ES2172293T3 (en) * | 1999-06-30 | 2002-09-16 | Cit Alcatel | A METHOD FOR GENERATING ATM CELLS FOR LOW SPEED BIT APPLICATIONS. |
| JP2001028588A (en) * | 1999-07-14 | 2001-01-30 | Hitachi Ltd | Cell exchange |
| DE19935127B4 (en) * | 1999-07-27 | 2005-07-07 | Infineon Technologies Ag | Method for operating a switching system for data packets |
| JP3643507B2 (en) * | 1999-09-20 | 2005-04-27 | 株式会社東芝 | Packet processing apparatus and packet processing method |
| US6977930B1 (en) * | 2000-02-14 | 2005-12-20 | Cisco Technology, Inc. | Pipelined packet switching and queuing architecture |
| US20020018474A1 (en) * | 2000-06-01 | 2002-02-14 | Seabridge Ltd. | Efficient packet transmission over ATM |
| US6535510B2 (en) * | 2000-06-19 | 2003-03-18 | Broadcom Corporation | Switch fabric with path redundancy |
| US6834342B2 (en) * | 2000-08-16 | 2004-12-21 | Eecad, Inc. | Method and system for secure communication over unstable public connections |
| US7031343B1 (en) * | 2000-11-17 | 2006-04-18 | Alloptic, Inc. | Point-to-multipoint passive optical network that utilizes variable-length packets |
| FR2818066B1 (en) * | 2000-12-12 | 2003-10-10 | Eads Airbus Sa | METHOD AND DEVICE FOR DETERMINISTIC TRANSMISSION OF PACKED ASYNCHRONOUS DATA |
| US6526046B1 (en) * | 2001-04-24 | 2003-02-25 | General Bandwidth Inc. | System and method for communicating telecommunication information using asynchronous transfer mode |
| US6577640B2 (en) * | 2001-08-01 | 2003-06-10 | Motorola, Inc. | Format programmable hardware packetizer |
| US8462799B2 (en) * | 2006-12-13 | 2013-06-11 | The Boeing Company | Distributed application communication routing system for internet protocol networks |
-
2000
- 2000-12-12 FR FR0016146A patent/FR2818066B1/en not_active Expired - Fee Related
-
2001
- 2001-11-20 US US09/988,527 patent/US7586928B2/en not_active Expired - Fee Related
- 2001-12-05 CA CA2364419A patent/CA2364419C/en not_active Expired - Lifetime
- 2001-12-10 DE DE60142881T patent/DE60142881D1/en not_active Expired - Lifetime
- 2001-12-10 EP EP01403181A patent/EP1215860B1/en not_active Expired - Lifetime
- 2001-12-10 AT AT01403181T patent/ATE479261T1/en not_active IP Right Cessation
-
2003
- 2003-11-20 US US10/716,462 patent/US7680137B2/en not_active Expired - Fee Related
- 2003-11-21 US US10/717,457 patent/US7590134B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP1215860A2 (en) | 2002-06-19 |
| US7680137B2 (en) | 2010-03-16 |
| US7590134B2 (en) | 2009-09-15 |
| ATE479261T1 (en) | 2010-09-15 |
| DE60142881D1 (en) | 2010-10-07 |
| US20020105958A1 (en) | 2002-08-08 |
| CA2364419A1 (en) | 2002-06-12 |
| US7586928B2 (en) | 2009-09-08 |
| EP1215860B1 (en) | 2010-08-25 |
| US20040114600A1 (en) | 2004-06-17 |
| US20040208179A1 (en) | 2004-10-21 |
| FR2818066B1 (en) | 2003-10-10 |
| EP1215860A3 (en) | 2006-11-02 |
| FR2818066A1 (en) | 2002-06-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1146740A3 (en) | Data transmission method and data transmission system | |
| TW348348B (en) | Method and apparatus for source rate pacing in an ATM network | |
| CA2003219A1 (en) | Method and system for transmitting buffered data packets on a communications network | |
| US7930041B2 (en) | Industrial controller with coordination of network transmissions using global clock | |
| EP0459758A3 (en) | ||
| EP0363053A3 (en) | Asynchronous time division switching arrangement and a method of operating same | |
| AU4836599A (en) | Multi-protocol conversion assistance method and system for network accelerator | |
| ES2024298A6 (en) | Resequencing system for a switching node. | |
| CA2134017A1 (en) | Network Bridge | |
| CA2364419C (en) | Process and device for deterministic transmission of asynchronous data in packets | |
| EP0393314A3 (en) | High data rate asynchronous communication method and apparatus | |
| EP1094637A3 (en) | IEEE 1394 bus interface | |
| MXPA02011438A (en) | Method and system for measuring one way delay variation. | |
| WO2002027464A3 (en) | Asynchronous implementation of a multi-dimensional, low latency, first-in, first-out (fifo) buffer | |
| EP1185044A3 (en) | Control station, apparatus and network system | |
| US7460560B2 (en) | Method for operating an end-user of an isochronous cyclical communication system | |
| EP0674266A3 (en) | Method and apparatus for interfacing with ram | |
| EP0217359A3 (en) | Link controller | |
| AU5557799A (en) | Bi-directional communications protocol | |
| JPS60264145A (en) | Multi-packet forming system | |
| JP3055530B2 (en) | AAL1 terminating device duplexing method for converting ATM to STM data and its configuration | |
| JPH03109841A (en) | Time division multiplex data packet conversion circuit | |
| CN109120689A (en) | Rail transit real-time data synchronization system based on network communication | |
| Chen et al. | Networked control system with network time-delay compensation | |
| Stavrakakis | Statistical multiplexing under non-iid packet arrival processes and different priority policies |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20211206 |