CA2331893C - Fabrication of gallium nitride semiconductor layers by lateral growth from trench sidewalls - Google Patents

Fabrication of gallium nitride semiconductor layers by lateral growth from trench sidewalls Download PDF

Info

Publication number
CA2331893C
CA2331893C CA002331893A CA2331893A CA2331893C CA 2331893 C CA2331893 C CA 2331893C CA 002331893 A CA002331893 A CA 002331893A CA 2331893 A CA2331893 A CA 2331893A CA 2331893 C CA2331893 C CA 2331893C
Authority
CA
Canada
Prior art keywords
gallium nitride
nitride layer
lateral
trench
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA002331893A
Other languages
French (fr)
Other versions
CA2331893A1 (en
Inventor
Tsvetanka Zheleva
Darren B. Thomson
Scott A. Smith
Kevin J. Linthicum
Thomas Gehrke
Robert F. Davis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
North Carolina State University
Original Assignee
North Carolina State University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by North Carolina State University filed Critical North Carolina State University
Publication of CA2331893A1 publication Critical patent/CA2331893A1/en
Application granted granted Critical
Publication of CA2331893C publication Critical patent/CA2331893C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02647—Lateral overgrowth
    • H01L21/0265—Pendeoepitaxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02378—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H01L21/02455—Group 13/15 materials
    • H01L21/02458—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639—Preparation of substrate for selective deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02647—Lateral overgrowth
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S2304/00—Special growth methods for semiconductor lasers
    • H01S2304/12—Pendeo epitaxial lateral overgrowth [ELOG], e.g. for growing GaN based blue laser diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00—Semiconductor lasers
    • H01S5/02—Structural details or components not essential to laser action
    • H01S5/0206—Substrates, e.g. growth, shape, material, removal or bonding
    • H01S5/021—Silicon based substrates

Abstract

A sidewall (105) of an underlying gallium nitride layer (106) is laterally grown into a trench (107) in the underlying gallium nitride layer, to thereby form a lateral gallium nitride semiconductor layer ( 108a).
Microelectronic devices may then be formed in the lateral gallium nitride layer. Dislocation defects do not significantly propagate laterally from the sidewall into the trench in the underlying gallium nitride layer, so that the lateral gallium nitride semiconductor layer is relatively defect free. Moreover, the sidewall growth may be accomplished without the need to mask portions of the underlying gallium nitride layer during growth of the lateral gallium nitride layer. The defect density of the lateral gallium nitride semiconductor layer may be further decreased by growing a second gallium nitride semiconductor layer from the lateral gallium nitride layer.

Description

FABRICATION OF GALLIUM NITRIDE SEMICONDUCTOR LAYERS BY LATERAL GROWTH FROM
TRENCH SIDEWALLS
Field of the Invention This invention relates to microelectronic devices and fabrication methods, and more particularly to gallium nitride semiconductor devices and fabrication methods therefor.
Background of the Invention Gallium nitride is being widely investigated for microelectronic devices including but not limited to transistors, field emitters and optoelectronic devices. It will be understood that, as used herein, gallium nitride also includes alloys of gallium nitride such as aluminum gallium nitride, indium gallium nitride and aluminum indium gallium nitride.
A major problem in fabricating gallium nitride-based microelectronic devices is the fabrication of gallium nitride semiconductor layers having low defect densities.
It is known that one contributor to defect density is the substrate on which the gallium nitride layer is grown. Accordingly, although gallium nitride layers have been grown on sapphire substrates, it is known to reduce defect density by growing gallium nitride layers on aluminum nitride buffer layers which are themselves formed on silicon carbide substrates. Notwithstanding these advances, continued reduction in defect density is desirable.
It is also known to fabricate gallium nitride structures through openings in a mask. For example, in fabricating field emitter arrays, it is known to selectively grow gallium nitride on stripe or circular patterned substrates. See, for example, the publications by Nam et al. entitled "Selective Growth of GaN and AIo,~Gao.BN
on GaNlAINl6H SiC(0001) Multilayer Substrates Via Organometallic Vapor Phase Epitaxy", Proceedings of the Materials Research Society, December 1996, and "Growth of GaN and AIo.~Gao,&lV on Patterened Saebstrates via Organometallic Vapor Phase Epitaxy", Japanese Journal of Applied Physics., Vol. 36. Part 2, No. ~A, May 1997, pp. L532-L535. As disclosed in these publications, undesired ridge growth or lateral overgrowth may occur under certain conditions.
European Patent Application 0 551 721 A2 describes a gallium nitride type semiconductor device that comprises a silicon substrate, an intermediate layer consisting of a compound containing at least aluminum and nitrogen and formed on the silicon substrate, and a crystal layer of (Ga~_XAIX)1_yInyN (0<_x<_l, 0<_y<_l, excluding the case of x = 1 and y = 0). The aluminum/nitrogen intermediate layer suppresses the occurrence of crystal defects and thus the (Ga~_XAIX)~_ylnyN
layer has very high crystallization and flatness. In a method of fabrication a silicon single crystal substrate is kept at a temperature of 400 to 1300°C and is held in an atmosphere of a metalorganic compound containing at least aluminum and a nitrogen containing compound to form a thin intermediate layer containing at least aluminum and nitrogen on a part or on the entirety of the surface of the since crystal substrate.
At least one layer or multiple layers of a single crystal of (Gal_XAIX)1_yInyN
are then formed on the intermediate layer.
A publication entitled Lateral Epitaxy Of Low Defect Density GaN Layers Yia Organometallic Yapor Phase Epitaxy to Nam et al., Applied Physics Letters, Vol. 71, No. 18, November 3, 1997, pp. 2638-2640, reports organometallic vapor phase lateral epitaxy and coalescence of GaN layers originating from GaN stripes deposited within 3-p,m-wide windows spaced 3 pm apart and contained in Si02 masks on GaN/AlN/6H-SiC(0001) substrates. The extent and microstructural characteristics of the lateral overgrowth were a strong function of stripe orientation. A high density of threading dislocations, originating from the interface of the underlying GaN
with the A1N buffer layer, were contained in the GaN grown in the widow regions. The overgrowth regions, by contrast, contained a very low density of dislocations.
The coalesced layers had a rms surface roughness of 0.25 nm.
Summary of the Invention It is therefore an object of an aspect of the present invention to provide improved methods of fabricating gallium nitride semiconductor layers, and improved gallium nitride layers so fabricated.
It is another object of an aspect of the invention to provide methods of fabricating gallium nitride semiconductor layers that can have low defect densities, and gallium nitride semiconductor layers so fabricated.

-2a-These and other objects are provided, according to the present invention by laterally growing a sidewall of an underlying gallium nitride layer into a trench in the underlying gallium nitride layer, to thereby form a lateral gallium nitride layer.
Microelectronic devices may then be formed in the lateral gallium nitride layer.
It has been found, according to the present invention, that dislocation defects do not significantly propagate laterally from the sidewall into the trench in the underlying gallium nitride layer, so that the lateral gallium nitride semiconductor layer is relatively defect free. The sidewall growth may be accomplished without the need to mask portions of the underlying gallium nitride layer during growth of the lateral gallium nitride layer.
According to another aspect of the present invention, a pair of sidewalk of the underlying gallium nitride layer are laterally grown into a trench in the underlying gallium nitride layer between the pair of sidewalk until the grown sidewalls coalesce in the trench. The lateral gallium nitride semiconductor layer may be laterally grown using metalorganic vapor phase epitaxy (MOVPE). For example, the lateral gallium nitride layer may be laterally grown using triethylgallium (TEG) and ammonia (NH3) precursors at 1000-1100°C and 45 Torr. Preferably, TEG at 13-39~mo1/min and NH3 at 1500 scan are used in combination with 3000 scan HZ diluent. Most preferably, TEG at 26~mo1/min, NH3 at 1 S00 scan and HZ at 3000 scan at a temperature of 1100°C and 45 Torr are used. The underlying gallium nitride layer preferably is formed on a substrate such as 6H-SiC(0001), which itself includes a buffer layer such as aluminum nitride thereon. Other substrates such as sapphire, and other buffer WO 99!65068 PCT/US99/12967 _ J
layers such as low temperature gallium nitride, may be used. Multiple substrate layers and buffer layers also may be used.
The underlying gallium nitride layer including the sidewall may be formed by forming the trench in the underlying gallium nitride layer, such that the trench includes the sidewall. Alternatively, the sidewall may be formed by forming a post on the underlying gallium nitride layer, the post including the sidewall and defining the trench. A series of alternating trenches and posts is preferably formed to form a plurality of sidewalls. Trenches and/or posts may be formed by selective etching, selective epitaxial growth, combinations of etchings and growth. or other techniques.
The trenches may extend into the buffer layer and into the substrate.
The sidewall of the underlying gallium nitride layer is laterally grown into the trench, to thereby form the lateral gallium nitride layer of lower defect density than the defect density of the underlying gallium nitride layer. Some vertical growth may also occur. The laterally grown gallium nitride layer is vertically grown while propagating the lower defect density. Vertical growth may also take place simultaneous with the lateral growth.
The defect density of the overgrown Gallium nitride semiconductor layer may be further decreased by growing a second gallium nitride semiconductor layer from the lateral gallium nitride layer. In one embodiment, the lateral gallium nitride layer is masked with a mask that includes an array of openings therein. The lateral gallium nitride layer is grown through the array of openings and onto the mask, to thereby form an overgrown gallium nitride semiconductor layer. In another embodiment, the lateral gallium nitride layer is grown vertically. A plurality of second sidewalls are formed in the vertically grown lateral gallium nitride layer to define a plurality of 2~ second trenches. The plurality of second sidewalls of the vertically grown lateral gallium nitride layer are then laterally grown into the plurality of second trenches, to thereby form a second lateral gallium nitride layer. Microelectronic devices are then formed in the gallivun nitride semiconductor layer. The plurality of sidewalls of the underlying gallium nitride layer may be grown using metalorganic vapor phase epitaxy as was described above. The second sidewalls may be grown by etching and/or selective epitaxial growth of trenches and/or posts, as was described above.
Gallium nitride semiconductor structures according to the invention comprise .
an underlying gallium nitride layer including a trench having a sidewall, and a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench. A vertical gallium nitride layer extends from the lateral gallium nitride layer. A plurality of microelectronic devices are included in the vertical gallium nitride layer. A series of alternating trenches and posts may be provided to define a plurality of sidewalk. The underlying gallium nitride layer includes a predetermined defect density, and the lateral gallium nitride layer includes a predetermined defect density, and the lateral gallium nitride layer is of lower defect density than the predetermined defect density.
Other embodiments of gallium nitride semiconductor structures according to the invention comprise a mask including an array of openings therein on the lateral gallium nitride layer and a vertical gallium nitride layer that extends from the lateral gallium nitride layer through the openings and onto the mask. Alternatively, a vertical gallium nitride layer extends from the lateral gallium nitride layer and includes a plurality of second sidewalk therein. A second lateral gallium nitride layer extends from the plurality of second sidewalk. Microelectronic devices are included in the second gallium nitride layer. Accordingly, low defect density gallium nitride semiconductor layers may be produced, to thereby allow the production of high performance microelectronic devices.
In accordance with an aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the gallium nitride layer includes a first defect density, and wherein the laterally growing a sidewall of a gallium nitride layer into a trench in the gallium nitride layer to thereby form a lateral gallium nitride layer comprises:
laterally growing the sidewall of the gallium nitride layer to thereby form the lateral gallium nitride layer of lower defect density than the first defect density; and vertically growing the lateral gallium nitride layer while propagating the lower defect density.
In accordance with another aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride -4a-layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing is preceded by forming the gallium nitride layer including the sidewall on a substrate;
wherein the forming comprises forming the trench in the gallium nitride layer, the trench including the sidewall;
wherein the trench forming comprises selectively etching the gallium nitride layer to form the trench that includes the sidewall.
In accordance with a further aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing comprises:
laterally growing a plurality of sidewalls of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;
wherein the laterally growing is followed by:
masking the lateral gallium nitride layer with a mask that includes an array of openings therein; and growing the lateral gallium nitride layer through the array of openings and onto the mask, to thereby form an overgrown gallium nitride semiconductor layer.
In accordance with another aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing comprises:
laterally growing a plurality of sidewalk of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;
wherein the laterally growing is followed by:
vertically growing the lateral gallium nitride layer;

-4b-forming a plurality of second sidewalk in the vertically grown lateral gallium nitride layer to define a plurality of second posts and a plurality of second trenches;
and laterally growing the plurality of second sidewalls of the vertically grown lateral gallium nitride layer into the plurality of second trenches at a rate faster than vertically growing the vertically grown lateral gallium nitride layer on the second post tops, to thereby form a second lateral gallium nitride semiconductor layer.
In accordance with a further aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing comprises:
laterally growing a plurality of sidewalk of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;
wherein the gallium nitride layer includes a first defect density, and wherein the laterally growing a plurality of sidewalls of the gallium nitride layer into the plurality of trenches in the gallium nitride layer to thereby form a lateral gallium nitride layer comprises:
laterally growing the plurality of sidewalk of the gallium nitride layer into the plurality of trenches to thereby form a lateral gallium nitride semiconductor layer of lower defect density than the first defect density; and vertically growing the laterally gallium nitride layer while propagating the lower defect density.
In accordance with another aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the trench includes a trench floor and wherein the laterally growing comprises laterally growing the sidewall of the gallium nitride layer into the trench, - 4c -spaced apart from the trench floor, to thereby form a cantilevered lateral gallium nitride semiconductor layer.
In accordance with a further aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing comprises growing a pair of sidewalk of the gallium nitride layer into a trench in the gallium nitride layer between the pair of sidewalk until the grown pair of sidewalk coalesce in the trench;
wherein the trench includes a trench floor and wherein the laterally growing comprises laterally growing the pair of sidewalls of the gallium nitride layer into the trench, spaced apart from the trench floor.
In accordance with another aspect of the present invention, there is provided a method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer wherein the laterally growing comprises:
laterally growing a plurality of sidewalk of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;
wherein the trenches include trench floors and wherein the laterally growing comprises laterally growing the plurality of sidewalls of the gallium nitride layer into the plurality of trenches, spaced apart from the trench floors, to thereby form cantilevered lateral gallium nitride semiconductor layers.
In accordance with a further aspect of the present invention, there is provided a gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;
a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and -4d-a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer;
a second vertical gallium nitride layer that extends from the lateral gallium nitride layer, and that has lower defect density than the vertical gallium nitride layer.
In accordance with another aspect of the present invention, there is provided a gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;
a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer;
wherein the underlying gallium nitride layer including a plurality of posts having a plurality of sidewalls and tops and defining a plurality of trenches;
and wherein the lateral gallium nitride layer extends from the plurality of sidewalk of the underlying gallium nitride layer into the plurality of trenches; and wherein the vertical gallium nitride layer is on the plurality of post tops.
In accordance with another aspect of the present invention, there is provided a gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;
a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer;
wherein the trench includes a trench floor and wherein the lateral gallium nitride layer is a cantilevered lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench and is spaced apart from the trench floor.
In accordance with a further aspect of the present invention, there is provided a gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;

- 4e -a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer.
wherein the trenches include trench floors and wherein the lateral gallium nitride layer is a cantilevered lateral gallium nitride layer that extends from the plurality of sidewalk of the underlying gallium nitride layer into the trenches and is spaced apart from the trench floors.
Brief Description of the Drawings Figures 1-5 are cross-sectional views of first embodiments of gallium nitride semiconductor structures during intermediate fabrication steps according to the present invention.
Figures 6-10 are cross-sectional views of second embodiments of gallium nitride semiconductor structures during intermediate fabrication steps according to the present invention.
Figures 11-15 are cross-sectional views of third embodiments of gallium nitride semiconductor structures during intermediate fabrication steps according to the present invention.
Detailed Description of Preferred Embodiments The present invention now will be described more fully hereina$er with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different -$-forms and should not be construed as limited to the embodiments set forth herein;
rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.
In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being "on" or "onto"
another element, it can be directly on the other element or intervening elements may also be present. Moreover, each embodiment described and illustrated herein includes its complementary conductivity type embodiment as well.
Referring now to Figures 1-5, methods of fabricating gallium nitride semiconductor structures according to a first embodiment of the present invention will now be described. As shown in Figure 1, an underlying gallium nitride layer 104 is grown on a substrate 102. The substrate 102 may include a 6H-SiC(0001) substrate 102a and an aluminum nitride buffer layer 102b. The crystallographic designation conventions used herein are well known to those having skill in the art, and need not be described further. The gallium nitride layer 104 may be between 1.0 and 2.O~m thick, and may be grown at 1000°C on a high temperature (1100°C) aluminum nitride buffer layer 102b that was deposited on the 6H-SiC substrate 102a in a cold wall vertical and inductively heated metalorganic vapor phase epitaxy system using triethylgallium at 26~mo1/min, ammonia at 1500 scan and 3000 scan hydrogen diluent. Additional details of this growth technique may be found in a publication by T.W. Weeks et al. entitled "GaN Thin Films Deposited Via Organometallic Vapor Phase Epitaxy on ~x(6H)-SiC(0001) Using High-Temperature Monocrystalline AZN
Buffer Layer ", Applied Physics Letters, Vol. 67, No. 3, July 17, 1995, pp.
401-403.
Other substrates, with or without buffer layers, may be used.
Still referring to Figure 1, the underlying gallium nitride layer 104 includes a plurality of sidewalls 105 therein. It will be understood by those having skill in the art that the sidewalk 105 may be thought of as being defined by a plurality of spaced apart posts 106, that also may be referred to as "mesas", "pedestals" or "columns".
The sidewalk I05 may also be thought of as being defined by a plurality of trenches 107, also referred to as "wells" in the underlying gallium nitride layer 104.
The sidewalls 105 may also be thought of as being defined by a series of alternating trenches 107 and posts 106. It will be understood that the posts 106 and the trenches 107 that define the sidewalls 10~ may be fabricated by selective etching and/or selective epitaxial growth andJor other conventional techniques. Moreover, it will also be understood that the sidewalls need not be orthogonal to the substrate 102, but S rather may be oblique thereto. Finally, it will also be understood that although the sidewalls 105 are shown in cross-section in Figure l, the posts 106 and trenches 107 may define elongated regions that are straight, V-shaped or have other shapes.
As shown in Figure l, the trenches 107 may extend into the buffer layer 102b and into the substrate 102a, so that subsequent gallium nitride growth occurs preferentially on the sidewalk 10~ rather than on the trench floors. In other embodiments, the trenches may not extend into the substrate 102a, and also may not extend into buffer layer 102b, depending, for example, on the trench geometry and the lateral versus vertical growth rates of the gallium nitride.
Referring now to Figure 2, the sidewalls 105 of the underlying gallium nitride layer 104 are laterally grown to form a lateral gallium nitride layer 108a in the trenches 107. Lateral growth of gallium nitride may be obtained at 1000-1100°C and 45 Torr. The precursors TEG at 13-39~.mol/min and NH3 at 1 X00 sccm may be used in combination with a 3000 sccm Hz diluent. If gallium nitride alloys are formed, additional conventional precursors of aluminum or indium, for example, may also be used. As used herein, the term "lateral" means a direction that is orthogonal to the sidewalk 10~. It will also be understood that some vertical growth on the posts 106 may also take place during the lateral growth from sidewalls 10~. As used herein, the term "vertical" denotes a directional parallel to the sidewalls 105.
Referring now to Figure 3, continued growth of the lateral gallium nitride layer 108a causes vertical growth onto the underlying gallium nitride layer 104, specifically onto the posts 106, to form a vertical gallium nitride layer 108b. Growth conditions for vertical growth may be maintained as was described in connection with Figure 2. As also shown in Figure 3, continued vertical growth into trenches 107 may take place at the bottom of the trenches.
Referring now to Figure 4, growth is allowed to continue until the lateral growth fronts coalesce in the trenches 107 at the interfaces 108c, to form a continuous gallium nitride semiconductor layer in the trenches. The total growth time may be_ approximately 60 minutes. As shown in Figure ~, microelectronic devices 110 may _7_ then be formed in the lateral gallium nitride semiconductor layer l OSa.
Devices may also be formed in vertical gallium nitride layer 108b.
Accordingly, in Figure 5, gallium nitride semiconductor structures 100 according to a first embodiment of the present invention are illustrated. The gallium nitride structures 100 include the substrate 102. The substrate may be sapphire or gallium nitride or other conventional substrates. However, preferably, the substrate includes the 6H-SiC(0001) substrate I02a and the aluminum nitride buffer layer 102b on the silicon carbide substrate 102a. The aluminum nitride buffer layer 102b may be 0.1 pm thick.
The fabrication of the substrate I02 is well known to those having skill in the art and need not be described further. Fabrication of silicon carbide substrates are described, for example, in U.S. Patents 4,865,685 to Palmour; Re 34,861 to Davis et al.; 4,912,064 to Kong et al. and 4,946,547 to Palmour et a1.
The underlying gallium nitride layer 104 is also included on the buffer layer 102b opposite the substrate 102a. The underlying gallium nitride layer 104 may be between about 1.0 and 2.O~m thick, and may be formed using metalorganic vapor phase epitaxy (MOVPE). The underlying gallium nitride layer generally has an undesired relatively high defect density. For example, dislocation densities of between about 10g and 101°cm 2 may be present in the underlying gallium nitride layer. These high defect densities may result from mismatches in lattice parameters between the buffer layer 102b and the underlying gallium nitride layer 104, and/or other causes. These high defect densities may impact the performance of microelectronic devices formed in the underlying gallium nitride layer 104.
Still continuing with the description of Figure 5, the underlying gallium nitride layer 104 includes the plurality of sidewalk 105 that may be defined by the plurality of pedestals 106 and/or the plurality of trenches 107. As was described above, the sidewalls may be oblique and of various elongated shapes.
Continuing with the description of Figure 5, the lateral gallium nitride layer 108a extends from the plurality of sidewalls 105 of the underlying gallium nitride layer 104. The lateral gallium nitride layer 108a may be formed using metalorganic vapor phase epitaxy at about 1000-1100°C and 45 Torr. Precursors of triethygallium (TEG) at 1 3-39p.mol/min and ammonia (NH3) at 1500 seem may be used in _g_ combination with a 3000 sccm H~ diluent, to form the lateral gallium nitride layer 108a.
Still continuing with the description of Figure 5, the gallium nitride semiconductor structure 100 also includes the vertical gallium nitride layer 108b that extends vertically from the posts 106.
As shown in Figure 5, the lateral gallium nitride layer 108a coalesces at the interfaces 108c to form a continuous lateral gallium nitride semiconductor layer 108a in the trenches. It has been found that the dislocation densities in the underlying gallium nitride layer 104 generally do not propagate laterally from the sidewalls 10~
with the same density as vertically from the underlying gallium nitride layer 104.
Thus, the lateral gallium nitride layer 108a can have a relatively low defect density, for example less that 10~' cm-'. Accordingly, the lateral gallium nitride layer 108b may form device quality gallium nitride semiconductor material. Thus, as shown in Figure 5, microelectronic devices 110 may be formed in the lateral gallium nitride semiconductor layer 108a. It will also be understood that a mask need not be used to fabricate the gallium nitride semiconductor structures 100 of Figure 5, because lateral growth is directed from the sidewalls 10~.
Referring now to Figures 6-10, second embodiments of gallium nitride semiconductor structures and fabrication methods according to the present invention will now be described. First, gallium nitride semiconductor structures of Figure 4 are fabricated as was already described with regard to Figures 1-4. Then, referring to Figure 6, the posts 106 are masked with a mask 206 that includes an array of openings therein. The mask may comprise silicon dioxide at thickness of 1000th and may be deposited using low pressure chemical vapor deposition at 410°C. Other masking materials may be used. The mask may be patterned using standard photolithography techniques and etched in a buffered HF solution. In one embodiment, the openings are 3~m-wide openings that extend in parallel at distances of between 3 and 40~cm and that are oriented along the < 1 100 > direction on the lateral gallium nitride layer 108a. Prior to further processing, the structure may be dipped in a 50%
hydrochloric acid (HC1) solution to remove surface oxides. It will be understood that although the mask 206 is preferably located above the posts 106, it can also be offset therefrom.
Referring now to Figure 7, the lateral gallium nitride semiconductor layer -108a is grown through the array of openings to form a vertical gallium nitride layer 208a in the openings. Growth of gallium nitride may be obtained, as was described in connection with Figure 2.
It will be understood that growth in two dimensions may be used to form an overgrown gallium nitride semiconductor layer. Specifically, the mask 206 may be patterned to include an array of openings that extend along two orthogonal directions such as < 1100 > and < 1120 > . Thus, the openings can form a rectangle of orthogonal striped patterns. In this case, the ratio of the edges of the rectangle is preferably proportional to the ratio of the growth rates of the {1120} and {1101;
facets, for example, in a ratio of 1.4:1. The openings can be equitriangular with respect to directions such as < 1100 > and < 1 i20 > .
Referring now to Figure 8, continued growth of the vertical gallium nitride layer 208a causes lateral growth onto the mask 206, to form a second lateral gallium nitride layer 208b. Conditions for overgroWh may be maintained as was described in connection with Figure 7.
Referring now to Figure 9, lateral overgrowth is allowed to continue until the lateral growth fronts coalesce at the second interfaces 208e on the mask 206 to form a continuous overgrown gallium nitride semiconductor layer 208. The total growth time may be approximately sixty minutes. As shown in Figure 10, microelectronic devices 210 may then be formed in the second lateral gallium nitride layer 208b. The microelectronic devices may also be formed in the vertical gallium nitride layer 208a.
Accordingly, by providing the second lateral growth layer 208b, defects that were present in continuous gallium nitride semiconductor layer 108 may be reduced even further, to obtain device quality gallium nitride in the gallium nitride semiconductor structure 200.
Referring now to Figures 11-15, third embodiments of gallium nitride semiconductor structures and fabrication methods according to the present invention will now be described. First, gallium nitride semiconductor structures of Figure 4 are fabricated as was already described in connection with Figures 1-4. Then, a plurality of second sidewalls 305 are formed. The second sidewalls 305 may be formed by selective epitaxial growth of second posts 306 by etching second trenches 307 in the first posts 106 and/or combinations thereof. As was already described, the second sidewalls 30~ need not be orthogonal to substrate 102. but rather may be oblique. The second trenches 307 need not be directly over the first posts 106, but may be laterally offset therefrom. The second trenches are preferably deep so that lateral growth preferentially occurs on the sidewalls 30~ rather than on the bottom of second trenches 306.
Referring now to Figure 12. the second sidewalls 30~ of the second posts 306 and/or the second trenches 307 are laterally grown to form a second lateral gallium nitride layer 308a in the second trenches 307. As was already described, lateral growth of gallium nitride may be obtained at 1000-1100°C and 45 Torr.
The precursors TEG at 13-39~mo1/min and NHS at 1500 sccm may be used in combination with a 3000 scan H~ diluent. If gallium nitride alloys are formed, additional conventional precursors of aluminum or indium, for example, may also be used. It will also be understood that some vertical growth may take place on the second posts 306 during the lateral growth from the second sidewalls 30~.
Referring now to Figure 13, continued growth of the second lateral gallium nitride layer 308a causes vertical growth onto the second posts 306, to foml a second vertical gallium nitride layer 308b. As also shown, vertical growth from the floors of the second trenches and from the tops of the second posts may also take place.
Growth conditions for vertical growth may be maintained as was described in connection with Figure 12.
Referring now to Figure 14, growth is allowed to continue until the lateral growth fronts coalesce in the second trenches 307 at the second interfaces 308c to form a second continuous gallium nitride semiconductor layer 308. The total growth time may be approximately sixty minutes. As shown in Figure 15, microelectronic devices 310 may then be formed in the second continuous gallium nitride semiconductor layer 308.
Accordingly, third embodiments of gallium nitride semiconductor structures 300 according to the present invention may be formed without the need to mask gallium nitride for purposes of defining lateral growth. Rather, lateral growth from first and second sidewalls may be used. By performing two separate lateral growths, the defect density may be reduced considerably.
Additional discussion of methods and structures of the present invention will now be provided. The first and second trenches 107 and 307 and the openings in the mask 206 are preferably rectangular trenches and openings that preferably extend along the < 1120 > and/or < 1 100 > directions on the underlying gallium nitride layer 104 or the first lateral gallium nitride layer 108a. Tnmcated triangular stripes having (1 I O1) slant facets and a narrow (0001 ) top facet may be obtained for trenches and/or mask openings along the < 1120 > direction. Rectangular stripes having a (0001) top facet, (1120) vertical side faces and (1 1 O1) slant facets may be grown along the < 1 100 > direction. For growth times up to 3 minutes, similar morphologies may be obtained regardless of orientation. The stripes develop into different shapes if the growth is continued.
The amount of lateral growth generally exhibits a strong dependence on trench and/or mask opening orientation. The lateral growth rate of the < 1 I 00 >
oriented trenches and/or mask openings is generally much faster than those along < I
120 > .
Accordingly, it is most preferred to orient the trenches and/or mask openings, so that they extend along the < 1 100 > direction of the underlying gallium nitride layer 104 or the first lateral gallium nitride layer 108a.
The different morphological development as a function of trench and/or mask opening orientation appears to be related to the stability of the crystallographic planes in the gallium nitride structure. Trenches and/or mask openings oriented along < 1120 > may have wide (1 100) slant facets and either a very nan:ow or no (0001 ) top facet depending on the growth conditions. This may be because (1 101) is the most stable plane in the gallium nitride wurtzite crystal structure, and the growth rate of this plane is lower than that of others. The ~1 101} planes of the < 1 100 >
oriented trenches and/or mask openings may be wavy, which implies the existence of more than one Miller index. It appears that competitive growth of selected {1 1 O1) planes occurs during the deposition which causes these planes to become unstable and which causes their growth rate to increase relative to that of the (I 1 O1) of trenches and/or mask openings oriented along < 1120 > .
The morphologies of the gallium nitride layers selectively grown from trenches and/or mask openings oriented along < 1 100 > are also Denerally a strong function of the growth temperatures. Layers grown at 1000°C may possess a truncated triangular shape. This morphology may gradually change to a rectangular cross-section as the growth temperature is increased. This shape change may occur as a WO 99/65068 PCT/US99,~12967 result of the increase in the diffusion coefficient and therefore the flux of the gallium species along the (0001) top plane onto the {1 1 O1} planes with an increase in growth temperature. This may result in a decrease in the ;rowth rate of the (0001 ) plane and an increase in that of the {1 1 O1} . This phenomenon has also been observed in the selective growth of gallium arsenide on silicon dioxide. Accordingly, temperatures of 1100°C appear to be most preferred.
The morphological development of the gallium nitride regions also appears to depend on the flow rate of the TEG. An increase in the supply of TEG generally increases the growth rate in both the lateral and the vertical directions.
However, the lateral/vertical growth rate ratio decrease from 1.7 at the TEG flow rate of l3~mol/min to 0.86 at 39pmol.min. This increased influence on growth rate along <0001 > relative to that of < 1120 > with TEG flow rate may be related to the type of reactor employed, wherein the reactant gases flow vertically and perpendicular to the substrate. The considerable increase in the concentration of the gallium species on the surface may sufficiently impede their diffusion to the {I 1 O1; planes such that chemisorption and gallium nitride growth occur more readily on the (0001) plane.
Continuous 2~m thick gallium nitride semiconductor layers may be obtained using 3pm wide trenches and/or mask openingTs spaced 7~m apart and oriented alone < 1 100 > , at 1100°C and a TEG flow rate of 26ymol/min. The continuous gallium nitride semiconductor layers may include subsurface voids that form when two growth fronts coalesce. These voids may occur most often using lateral growth conditions wherein rectangular trenches and/or mask openings having vertical {1120}
side facets developed.
The continuous gallium nitride semiconductor layers may have a microscopically flat and pit-free surface. The surfaces of the laterally grown gallium nitride layers may include a terrace structure having an average step height of 0.32nm.
This terrace structure may be related to the laterally grown gallium nitride, because it is generally not included in much larger area films grown only on aluminum nitride buffer layers. The average RMS roughness values may be similar to the values obtained for the underlying gallium nitride layer 104.
Threading dislocations, originating from the interface between the underlying .
gallium nitride layer 104 and the buffer layer 102b, appear to propagate to the top surface of the underlying gallium nitride layer 104. The dislocation density within these regions is approximately 109 cm-'. By contrast. threading dislocations do not appear to readily propagate laterally. Rather, the lateral gallium nitride regions 108a and 308a contain only a few dislocations. These few dislocations may be formed parallel to the (0001 ) plane via the extension of the vertical threading dislocations after a 90° bend in the regrown region. These dislocations do not appear to propagate to the top surface of the overgrown gallium nitride layer.
As described, the formation mechanism of the selectively grown gallium nitride layers is lateral epitaxy. The two main stages of this mechanism are vertical growth and lateral growth. During vertical growth through a mask, the deposited gallium nitride grows selectively within the mask openings more rapidly than it grows on the mask, apparently due to the much higher sticking coefficient. s, of the gallium atoms on the gallium nitride surface (s=1 ) compared to on the mask (s«1 ).
Since the SiOz bond strength is 799.6 kJ/mole and much higher than that of Si-N (439 kJ/mole), Ga-N (103 kJ/mole), and Ga-O (353.6 kJ/mole), Ga or N atoms should not readily bond to the mask surface in numbers and for a time sufficient to cause gallium nitride nuclei to form. They would either evaporate or diffuse along the mask surface to the opening in the mask or to the vertical gallium nitride surfaces which have emerged.
During lateral growth, the gallium nitride grows simultaneously both vertically and laterally.
Surface diffusion of gallium and nitrogen on the gallium nitride may play a role in gallium nitride selective growth. The major source of material appears to be derived from the gas phase. This may be demonstrated by the fact that an increase in the TEG flow rate causes the growth rate of the (0001 ) top facets to develop faster than the (1 1 O1) side facets and thus controls the lateral growth.
The laterally grown gallium nitride bonds to the underlying mask sufficiently strongly so that it generally does not break away on cooling. However, lateral cracking within the SiO~ mask may take place due to thermal stresses generated on cooling. The viscosity (p) of the SiO~ at 1050°C is about 10'''' poise which is one order of magnitude greater than the strain point (about 10~~~' poise) where stress relief in a bulk amorphous material occurs within approximately six hours. Thus, the Si02 mask may provide limited compliance on cooling. As the atomic arrangement on the amorphous SiO~ surface is quite different from that on the GaN surface, chemical bonding may occur only when appropriate pairs of atoms are in close proximity.
Extremely small relaxations of the silicon and oxygen and gallium and nitrogen atoms on the respective surfaces and/or within the bulk of the SiO~ may accommodate the gallium nitride and cause it to bond to the oxide. Accordingly, the embodiments of Figures I-S and 11-1~, which need not employ a mask, may be particularly advantageous.
In conclusion, lateral epitaxial overgrowth may be obtained from sidewalls of an underlying gallium nitride layer via MOVPE. The growth may depend strongly on the sidewall orientation, growth temperature and TEG flow rate. Coalescence of overgrown gallium nitride regions to form regions with both extremely low densities of dislocations and smooth and pit-free surfaces may be achieved through 3~.m wide trenches between 7~m wide posts and extending along the < I I 00 > direction, at 1100°C and a TEG flow rate of 26~mo1/min. The lateral overgrowth of gallium nitride from sidewalls via MOVPE may be used to obtain low defect density regions for microelectronic devices, without the need to use masks.
In the drawings and specification. there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims (21)

That which is claimed
1. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the gallium nitride layer includes a first defect density, and wherein the laterally growing a sidewall of a gallium nitride layer into a trench in the gallium nitride layer to thereby form a lateral gallium nitride layer comprises:
laterally growing the sidewall of the gallium nitride layer to thereby form the lateral gallium nitride layer of lower defect density than the first defect density; and vertically growing the lateral gallium nitride layer while propagating the lower defect density.
2. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing is preceded by forming the gallium nitride layer including the sidewall on a substrate;
wherein the forming comprises forming the trench in the gallium nitride layer, the trench including the sidewall;
wherein the trench forming comprises selectively etching the gallium nitride layer to form the trench that includes the sidewall.
3. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;

wherein the laterally growing comprises:
laterally growing a plurality of sidewalk of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;
wherein the laterally growing is followed by:
masking the lateral gallium nitride layer with a mask that includes an array of openings therein; and growing the lateral gallium nitride layer through the array of openings and onto the mask, to thereby form an overgrown gallium nitride semiconductor layer.
4. A method according to Claim 3 wherein the laterally growing is followed by forming at least one microelectronic device in the overgrown gallium nitride semiconductor layer.
5. A method according to Claim 3 wherein the growing comprises growing the lateral gallium nitride layer through the array of openings and onto the mask until the grown lateral gallium nitride layer coalesces on the mask to form a continuous overgrown gallium nitride semiconductor layer.
6. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing comprises:
laterally growing a plurality of sidewalls of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;
wherein the laterally growing is followed by:
vertically growing the lateral gallium nitride layer;

forming a plurality of second sidewalls in the vertically grown lateral gallium nitride layer to define a plurality of second posts and a plurality of second trenches;
and laterally growing the plurality of second sidewalk of the vertically grown lateral gallium nitride layer into the plurality of second trenches at a rate faster than vertically growing the vertically grown lateral gallium nitride layer on the second post tops, to thereby form a second lateral gallium nitride semiconductor layer.
7. A method according to Claim 6 wherein the laterally growing the plurality of second sidewalk is followed by forming at least one microelectronic device in the second lateral gallium nitride semiconductor layer.
8. A method according to Claim 6 wherein the laterally growing the plurality of second sidewalls comprises laterally growing the plurality of second sidewalls of the vertically grown lateral gallium nitride layer into the plurality of second trenches until the plurality of laterally grown second sidewalk coalesce in the plurality of second trenches.
9. A method according to Claim 6 wherein the second trenches include second trench floors and wherein the laterally growing comprises laterally growing the plurality of second sidewalk of the vertically grown lateral gallium nitride layer into the plurality of second trenches, spaced apart from the second trench floors, to thereby form a cantilevered second lateral gallium nitride semiconductor layer.
10. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing comprises:
laterally growing a plurality of sidewalls of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;

wherein the gallium nitride layer includes a first defect density, and wherein the laterally growing a plurality of sidewalls of the gallium nitride layer into the plurality of trenches in the gallium nitride layer to thereby form a lateral gallium nitride layer comprises:
laterally growing the plurality of sidewalls of the gallium nitride layer into the plurality of trenches to thereby form a lateral gallium nitride semiconductor layer of lower defect density than the first defect density; and vertically growing the laterally gallium nitride layer while propagating the lower defect density.
11. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the trench includes a trench floor and wherein the laterally growing comprises laterally growing the sidewall of the gallium nitride layer into the trench, spaced apart from the trench floor, to thereby form a cantilevered lateral gallium nitride semiconductor layer.
12. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer;
wherein the laterally growing comprises growing a pair of sidewalk of the gallium nitride layer into a trench in the gallium nitride layer between the pair of sidewalk until the grown pair of sidewalls coalesce in the trench;
wherein the trench includes a trench floor and wherein the laterally growing comprises laterally growing the pair of sidewalls of the gallium nitride layer into the trench, spaced apart from the trench floor.
13. A method of fabricating a gallium nitride semiconductor layer comprising:
laterally growing a sidewall of a post in a gallium nitride layer into a trench in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post top to thereby form a lateral gallium nitride semiconductor layer wherein the laterally growing comprises:
laterally growing a plurality of sidewalls of posts in a gallium nitride layer into a plurality of trenches in the gallium nitride layer at a rate faster than vertically growing the gallium nitride layer on the post tops to thereby form a lateral gallium nitride layer;
wherein the trenches include trench floors and wherein the laterally growing comprises laterally growing the plurality of sidewalls of the gallium nitride layer into the plurality of trenches, spaced apart from the trench floors, to thereby form cantilevered lateral gallium nitride semiconductor layers.
14. A gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;
a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer;
a second vertical gallium nitride layer that extends from the lateral gallium nitride layer, and that has lower defect density than the vertical gallium nitride layer.
15. A gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;
a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer;

wherein the underlying gallium nitride layer including a plurality of posts having a plurality of sidewalls and tops and defining a plurality of trenches;
and wherein the lateral gallium nitride layer extends from the plurality of sidewalls of the underlying gallium nitride layer into the plurality of trenches; and wherein the vertical gallium nitride layer is on the plurality of post tops.
16. A structure according to Claim 15 further comprising:
a mask including an array of openings therein on the lateral gallium nitride layer; and a second vertical gallium nitride layer that extends from the lateral gallium nitride layer, through the openings and onto the mask, and that has lower defect density than the vertical gallium nitride layer.
17. A structure according to Claim 15 further comprising:
a second vertical gallium nitride layer that extends from the lateral gallium nitride layer, wherein the second vertical gallium nitride layer includes a plurality of second sidewalls therein and narrower defect density than the vertical gallium nitride layer; and a second lateral gallium nitride layer that extends from the plurality of second sidewalls.
18. A structure according to Claim 16 further comprising:
at least one microelectronic device in the lateral gallium nitride layer.
19. A structure according to Claim 17 further comprising:
at least one plurality of microelectronic device in the second lateral gallium nitride layer.
20. A gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;

a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer;
wherein the trench includes a trench floor and wherein the lateral gallium nitride layer is a cantilevered lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench and is spaced apart from the trench floor.
21. A gallium nitride semiconductor structure comprising:
an underlying gallium nitride layer including a post having a sidewall and a top, and defining a trench;
a lateral gallium nitride layer that extends from the sidewall of the underlying gallium nitride layer into the trench; and a vertical gallium nitride layer on the post top, that has higher defect density than the lateral gallium nitride layer.
wherein the trenches include trench floors and wherein the lateral gallium nitride layer is a cantilevered lateral gallium nitride layer that extends from the plurality of sidewalk of the underlying gallium nitride layer into the trenches and is spaced apart from the trench floors.
CA002331893A 1998-06-10 1999-06-09 Fabrication of gallium nitride semiconductor layers by lateral growth from trench sidewalls Expired - Lifetime CA2331893C (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US8876198P 1998-06-10 1998-06-10
US60/088,761 1998-06-10
US09/327,136 1999-06-07
US09/327,136 US6265289B1 (en) 1998-06-10 1999-06-07 Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby
PCT/US1999/012967 WO1999065068A1 (en) 1998-06-10 1999-06-09 Fabrication of gallium nitride semiconductor layers by lateral growth from trench sidewalls

Publications (2)

Publication Number Publication Date
CA2331893A1 CA2331893A1 (en) 1999-12-16
CA2331893C true CA2331893C (en) 2007-01-23

Family

ID=22213297

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002331893A Expired - Lifetime CA2331893C (en) 1998-06-10 1999-06-09 Fabrication of gallium nitride semiconductor layers by lateral growth from trench sidewalls

Country Status (8)

Country Link
US (4) US6265289B1 (en)
EP (1) EP1088340A1 (en)
JP (1) JP3950630B2 (en)
KR (1) KR100498164B1 (en)
CN (1) CN1143364C (en)
AU (1) AU4556599A (en)
CA (1) CA2331893C (en)
WO (1) WO1999065068A1 (en)

Families Citing this family (164)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6265289B1 (en) * 1998-06-10 2001-07-24 North Carolina State University Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby
US6335546B1 (en) * 1998-07-31 2002-01-01 Sharp Kabushiki Kaisha Nitride semiconductor structure, method for producing a nitride semiconductor structure, and light emitting device
JP5080820B2 (en) * 1998-07-31 2012-11-21 シャープ株式会社 Nitride semiconductor structure, manufacturing method thereof, and light emitting device
US6177688B1 (en) 1998-11-24 2001-01-23 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
JP4766071B2 (en) * 1999-03-17 2011-09-07 三菱化学株式会社 Semiconductor substrate and manufacturing method thereof
US6580098B1 (en) 1999-07-27 2003-06-17 Toyoda Gosei Co., Ltd. Method for manufacturing gallium nitride compound semiconductor
US6495385B1 (en) * 1999-08-30 2002-12-17 The Regents Of The University Of California Hetero-integration of dissimilar semiconductor materials
US6812053B1 (en) 1999-10-14 2004-11-02 Cree, Inc. Single step pendeo- and lateral epitaxial overgrowth of Group III-nitride epitaxial layers with Group III-nitride buffer layer and resulting structures
EP1104031B1 (en) 1999-11-15 2012-04-11 Panasonic Corporation Nitride semiconductor laser diode and method of fabricating the same
US6521514B1 (en) * 1999-11-17 2003-02-18 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
US6380108B1 (en) 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
JP4432180B2 (en) * 1999-12-24 2010-03-17 豊田合成株式会社 Group III nitride compound semiconductor manufacturing method, group III nitride compound semiconductor device, and group III nitride compound semiconductor
JP2001196699A (en) * 2000-01-13 2001-07-19 Sony Corp Semiconductor element
US6403451B1 (en) * 2000-02-09 2002-06-11 Noerh Carolina State University Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts
JP2001267242A (en) * 2000-03-14 2001-09-28 Toyoda Gosei Co Ltd Group iii nitride-based compound semiconductor and method of manufacturing the same
AU2001241108A1 (en) 2000-03-14 2001-09-24 Toyoda Gosei Co. Ltd. Production method of iii nitride compound semiconductor and iii nitride compoundsemiconductor element
JP4665286B2 (en) * 2000-03-24 2011-04-06 三菱化学株式会社 Semiconductor substrate and manufacturing method thereof
TW518767B (en) * 2000-03-31 2003-01-21 Toyoda Gosei Kk Production method of III nitride compound semiconductor and III nitride compound semiconductor element
US20050184302A1 (en) * 2000-04-04 2005-08-25 Toshimasa Kobayashi Nitride semiconductor device and method of manufacturing the same
JP4608731B2 (en) * 2000-04-27 2011-01-12 ソニー株式会社 Manufacturing method of semiconductor laser
JP2001313259A (en) * 2000-04-28 2001-11-09 Toyoda Gosei Co Ltd Method for producing iii nitride based compound semiconductor substrate and semiconductor element
JP4741055B2 (en) * 2000-05-25 2011-08-03 ローム株式会社 Semiconductor light emitting device
JP2001352133A (en) * 2000-06-05 2001-12-21 Sony Corp Semiconductor laser, semiconductor device, nitride-family iii-v group compound substrate, and their manufacturing method
US6627974B2 (en) 2000-06-19 2003-09-30 Nichia Corporation Nitride semiconductor substrate and method for manufacturing the same, and nitride semiconductor device using nitride semiconductor substrate
EP2276059A1 (en) 2000-08-04 2011-01-19 The Regents of the University of California Method of controlling stress in gallium nitride films deposited on substrates
US7619261B2 (en) * 2000-08-07 2009-11-17 Toyoda Gosei Co., Ltd. Method for manufacturing gallium nitride compound semiconductor
US6673149B1 (en) * 2000-09-06 2004-01-06 Matsushita Electric Industrial Co., Ltd Production of low defect, crack-free epitaxial films on a thermally and/or lattice mismatched substrate
AU2002235146A1 (en) 2000-11-30 2002-06-11 North Carolina State University Non-thermionic sputter material transport device, methods of use, and materials produced thereby
AU2002219966A1 (en) 2000-11-30 2002-06-11 North Carolina State University Methods and apparatus for producing m'n based materials
US6649287B2 (en) 2000-12-14 2003-11-18 Nitronex Corporation Gallium nitride materials and methods
US6461944B2 (en) * 2001-02-07 2002-10-08 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Methods for growth of relatively large step-free SiC crystal surfaces
US7052979B2 (en) * 2001-02-14 2006-05-30 Toyoda Gosei Co., Ltd. Production method for semiconductor crystal and semiconductor luminous element
US7233028B2 (en) * 2001-02-23 2007-06-19 Nitronex Corporation Gallium nitride material devices and methods of forming the same
US6611002B2 (en) 2001-02-23 2003-08-26 Nitronex Corporation Gallium nitride material devices and methods including backside vias
US6956250B2 (en) * 2001-02-23 2005-10-18 Nitronex Corporation Gallium nitride materials including thermally conductive regions
JP2002280314A (en) * 2001-03-22 2002-09-27 Toyoda Gosei Co Ltd Manufacturing method of iii nitride compound semiconductor group, and the iii nitride compound semiconductor element based thereon
JP3705142B2 (en) * 2001-03-27 2005-10-12 ソニー株式会社 Nitride semiconductor device and manufacturing method thereof
JP3956637B2 (en) * 2001-04-12 2007-08-08 ソニー株式会社 Nitride semiconductor crystal growth method and semiconductor element formation method
KR100425343B1 (en) * 2001-04-17 2004-03-30 삼성전기주식회사 Method for manufacturing semiconductor substrate
US7198671B2 (en) * 2001-07-11 2007-04-03 Matsushita Electric Industrial Co., Ltd. Layered substrates for epitaxial processing, and device
JP2003068655A (en) * 2001-08-27 2003-03-07 Hoya Corp Production method for compound single crystal
JP3801125B2 (en) * 2001-10-09 2006-07-26 住友電気工業株式会社 Single crystal gallium nitride substrate, method for crystal growth of single crystal gallium nitride, and method for manufacturing single crystal gallium nitride substrate
KR20030038396A (en) * 2001-11-01 2003-05-16 에이에스엠엘 유에스, 인코포레이티드 System and method for preferential chemical vapor deposition
US6759688B2 (en) 2001-11-21 2004-07-06 Microsemi Microwave Products, Inc. Monolithic surface mount optoelectronic device and method for fabricating the device
KR100454908B1 (en) * 2002-02-09 2004-11-06 엘지전자 주식회사 Method for manufacturing GaN substrate
KR100461238B1 (en) * 2002-03-09 2004-12-14 엘지전자 주식회사 Method for forming GaN epitaxy layer
US20040043584A1 (en) * 2002-08-27 2004-03-04 Thomas Shawn G. Semiconductor device and method of making same
US6952024B2 (en) 2003-02-13 2005-10-04 Cree, Inc. Group III nitride LED with silicon carbide cladding layer
US6987281B2 (en) * 2003-02-13 2006-01-17 Cree, Inc. Group III nitride contact structures for light emitting devices
US7170097B2 (en) * 2003-02-14 2007-01-30 Cree, Inc. Inverted light emitting diode on conductive substrate
WO2004086461A2 (en) * 2003-03-21 2004-10-07 North Carolina State University Methods for nanoscale structures from optical lithography and subsequent lateral growth
US20060276043A1 (en) * 2003-03-21 2006-12-07 Johnson Mark A L Method and systems for single- or multi-period edge definition lithography
WO2005060007A1 (en) * 2003-08-05 2005-06-30 Nitronex Corporation Gallium nitride material transistors and methods associated with the same
US20050110040A1 (en) * 2003-11-26 2005-05-26 Hui Peng Texture for localizing and minimizing effects of lattice constants mismatch
US7071498B2 (en) * 2003-12-17 2006-07-04 Nitronex Corporation Gallium nitride material devices including an electrode-defining layer and methods of forming the same
US20050145851A1 (en) * 2003-12-17 2005-07-07 Nitronex Corporation Gallium nitride material structures including isolation regions and methods
KR100512580B1 (en) * 2003-12-31 2005-09-06 엘지전자 주식회사 Method of growing nitride semiconductor thin film having small defects
US6989555B2 (en) * 2004-04-21 2006-01-24 Lumileds Lighting U.S., Llc Strain-controlled III-nitride light emitting device
WO2005106985A2 (en) * 2004-04-22 2005-11-10 Cree, Inc. Improved substrate buffer structure for group iii nitride devices
CN100454597C (en) 2004-04-27 2009-01-21 松下电器产业株式会社 Nitride semiconductor element and process for producing the same
US7339205B2 (en) * 2004-06-28 2008-03-04 Nitronex Corporation Gallium nitride materials and methods associated with the same
US7361946B2 (en) * 2004-06-28 2008-04-22 Nitronex Corporation Semiconductor device-based sensors
US7687827B2 (en) * 2004-07-07 2010-03-30 Nitronex Corporation III-nitride materials including low dislocation densities and methods associated with the same
US20060017064A1 (en) * 2004-07-26 2006-01-26 Saxler Adam W Nitride-based transistors having laterally grown active region and methods of fabricating same
US7633097B2 (en) * 2004-09-23 2009-12-15 Philips Lumileds Lighting Company, Llc Growth of III-nitride light emitting devices on textured substrates
US20060113545A1 (en) * 2004-10-14 2006-06-01 Weber Eicke R Wide bandgap semiconductor layers on SOD structures
US20060214289A1 (en) * 2004-10-28 2006-09-28 Nitronex Corporation Gallium nitride material-based monolithic microwave integrated circuits
US7247889B2 (en) 2004-12-03 2007-07-24 Nitronex Corporation III-nitride material structures including silicon substrates
CN1697205A (en) * 2005-04-15 2005-11-16 南昌大学 Method for preparing film of indium-gallium-aluminum-nitrogen on silicon substrate and light emitting device
US7365374B2 (en) 2005-05-03 2008-04-29 Nitronex Corporation Gallium nitride material structures including substrates and methods associated with the same
US8324660B2 (en) 2005-05-17 2012-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
US20070267722A1 (en) * 2006-05-17 2007-11-22 Amberwave Systems Corporation Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
US9153645B2 (en) 2005-05-17 2015-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
TW200703463A (en) * 2005-05-31 2007-01-16 Univ California Defect reduction of non-polar and semi-polar III-nitrides with sidewall lateral epitaxial overgrowth (SLEO)
US8168000B2 (en) * 2005-06-15 2012-05-01 International Rectifier Corporation III-nitride semiconductor device fabrication
US7626246B2 (en) * 2005-07-26 2009-12-01 Amberwave Systems Corporation Solutions for integrated circuit integration of alternative active area materials
US7638842B2 (en) * 2005-09-07 2009-12-29 Amberwave Systems Corporation Lattice-mismatched semiconductor structures on insulators
KR20080072833A (en) * 2005-10-04 2008-08-07 니트로넥스 코오포레이션 Gallium nitride material transistors and methods for wideband applications
US20090233414A1 (en) * 2005-10-20 2009-09-17 Shah Pankaj B Method for fabricating group III-nitride high electron mobility transistors (HEMTs)
US8314016B2 (en) * 2005-10-20 2012-11-20 The United States Of America As Represented By The Secretary Of The Army Low-defect density gallium nitride semiconductor structures and fabrication methods
KR101220826B1 (en) * 2005-11-22 2013-01-10 삼성코닝정밀소재 주식회사 Process for the preparation of single crystalline gallium nitride thick layer
US7566913B2 (en) 2005-12-02 2009-07-28 Nitronex Corporation Gallium nitride material devices including conductive regions and methods associated with the same
US9608102B2 (en) * 2005-12-02 2017-03-28 Infineon Technologies Americas Corp. Gallium nitride material devices and associated methods
US7897490B2 (en) * 2005-12-12 2011-03-01 Kyma Technologies, Inc. Single crystal group III nitride articles and method of producing same by HVPE method incorporating a polycrystalline layer for yield enhancement
KR101198763B1 (en) * 2006-03-23 2012-11-12 엘지이노텍 주식회사 Post structure and LED using the structure and method of making the same
GB2436398B (en) * 2006-03-23 2011-08-24 Univ Bath Growth method using nanostructure compliant layers and HVPE for producing high quality compound semiconductor materials
US7777250B2 (en) * 2006-03-24 2010-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures and related methods for device fabrication
US7485524B2 (en) * 2006-06-21 2009-02-03 International Business Machines Corporation MOSFETs comprising source/drain regions with slanted upper surfaces, and method for fabricating the same
KR100773555B1 (en) * 2006-07-21 2007-11-06 삼성전자주식회사 Semiconductor substrate having low defects and method of manufacturing the same
JP5155536B2 (en) * 2006-07-28 2013-03-06 一般財団法人電力中央研究所 Method for improving the quality of SiC crystal and method for manufacturing SiC semiconductor device
WO2008021451A2 (en) * 2006-08-14 2008-02-21 Aktiv-Dry Llc Human-powered dry powder inhaler and dry powder inhaler compositions
EP2054926A1 (en) * 2006-08-16 2009-05-06 Koninklijke Philips Electronics N.V. Method of manufacturing a semiconductor device and semiconductor device obtained with such a method
WO2008030574A1 (en) 2006-09-07 2008-03-13 Amberwave Systems Corporation Defect reduction using aspect ratio trapping
US7799592B2 (en) * 2006-09-27 2010-09-21 Taiwan Semiconductor Manufacturing Company, Ltd. Tri-gate field-effect transistors formed by aspect ratio trapping
WO2008039534A2 (en) 2006-09-27 2008-04-03 Amberwave Systems Corporation Quantum tunneling devices and circuits with lattice- mismatched semiconductor structures
US20080187018A1 (en) 2006-10-19 2008-08-07 Amberwave Systems Corporation Distributed feedback lasers formed via aspect ratio trapping
US20100065854A1 (en) * 2006-11-02 2010-03-18 The Regents Of The University Of California Growth and manufacture of reduced dislocation density and free-standing aluminum nitride films by hydride vapor phase epitaxy
WO2008073414A1 (en) * 2006-12-12 2008-06-19 The Regents Of The University Of California Crystal growth of m-plane and semipolar planes of(ai, in, ga, b)n on various substrates
US7951693B2 (en) * 2006-12-22 2011-05-31 Philips Lumileds Lighting Company, Llc III-nitride light emitting devices grown on templates to reduce strain
US7547908B2 (en) * 2006-12-22 2009-06-16 Philips Lumilieds Lighting Co, Llc III-nitride light emitting devices grown on templates to reduce strain
US7534638B2 (en) * 2006-12-22 2009-05-19 Philips Lumiled Lighting Co., Llc III-nitride light emitting devices grown on templates to reduce strain
GB0701069D0 (en) * 2007-01-19 2007-02-28 Univ Bath Nanostructure template and production of semiconductors using the template
US7692198B2 (en) * 2007-02-19 2010-04-06 Alcatel-Lucent Usa Inc. Wide-bandgap semiconductor devices
US7825432B2 (en) 2007-03-09 2010-11-02 Cree, Inc. Nitride semiconductor structures with interlayer structures
US8362503B2 (en) 2007-03-09 2013-01-29 Cree, Inc. Thick nitride semiconductor structures with interlayer structures
WO2008124154A2 (en) 2007-04-09 2008-10-16 Amberwave Systems Corporation Photovoltaics on silicon
US8237151B2 (en) 2009-01-09 2012-08-07 Taiwan Semiconductor Manufacturing Company, Ltd. Diode-based devices and methods for making the same
US7825328B2 (en) 2007-04-09 2010-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Nitride-based multi-junction solar cell modules and methods for making the same
US8304805B2 (en) 2009-01-09 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor diodes fabricated by aspect ratio trapping with coalesced films
US8329541B2 (en) * 2007-06-15 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. InP-based transistor fabrication
US7745848B1 (en) 2007-08-15 2010-06-29 Nitronex Corporation Gallium nitride material devices and thermal designs thereof
DE112008002387B4 (en) 2007-09-07 2022-04-07 Taiwan Semiconductor Manufacturing Co., Ltd. Structure of a multijunction solar cell, method of forming a photonic device, photovoltaic multijunction cell and photovoltaic multijunction cell device,
US8652947B2 (en) * 2007-09-26 2014-02-18 Wang Nang Wang Non-polar III-V nitride semiconductor and growth method
US7682944B2 (en) * 2007-12-14 2010-03-23 Cree, Inc. Pendeo epitaxial structures and devices
US8026581B2 (en) * 2008-02-05 2011-09-27 International Rectifier Corporation Gallium nitride material devices including diamond regions and methods associated with the same
JP5262201B2 (en) * 2008-03-10 2013-08-14 富士通株式会社 Manufacturing method of semiconductor device
US8343824B2 (en) * 2008-04-29 2013-01-01 International Rectifier Corporation Gallium nitride material processing and related device structures
CN101587831B (en) * 2008-05-19 2013-01-16 展晶科技(深圳)有限公司 Semiconductor component structure and method for manufacturing semiconductor component
US8183667B2 (en) 2008-06-03 2012-05-22 Taiwan Semiconductor Manufacturing Co., Ltd. Epitaxial growth of crystalline material
US8274097B2 (en) 2008-07-01 2012-09-25 Taiwan Semiconductor Manufacturing Company, Ltd. Reduction of edge effects from aspect ratio trapping
US8981427B2 (en) 2008-07-15 2015-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Polishing of small composite semiconductor materials
US20100072515A1 (en) 2008-09-19 2010-03-25 Amberwave Systems Corporation Fabrication and structures of crystalline material
JP5416212B2 (en) 2008-09-19 2014-02-12 台湾積體電路製造股▲ふん▼有限公司 Device formation by epitaxial layer growth
US8253211B2 (en) 2008-09-24 2012-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor sensor structures with reduced dislocation defect densities
TWI384548B (en) * 2008-11-10 2013-02-01 Univ Nat Central Manufacturing method of nitride crystalline film, nitride film and substrate structure
KR101470809B1 (en) * 2008-12-24 2014-12-09 쌩-고벵 크리스톡스 에 드테끄퇴르 Manufacturing of low defect density free-standing gallium nitride substrates and devices fabricated thereof
KR101021775B1 (en) * 2009-01-29 2011-03-15 한양대학교 산학협력단 Method for epitaxial growth and epitaxial layer structure using the method
CN102379046B (en) 2009-04-02 2015-06-17 台湾积体电路制造股份有限公司 Devices formed from a non-polar plane of a crystalline material and method of making the same
KR101640830B1 (en) * 2009-08-17 2016-07-22 삼성전자주식회사 Substrate structure and manufacturing method of the same
EP2317542B1 (en) 2009-10-30 2018-05-23 IMEC vzw Semiconductor device and method of manufacturing thereof
US8541252B2 (en) * 2009-12-17 2013-09-24 Lehigh University Abbreviated epitaxial growth mode (AGM) method for reducing cost and improving quality of LEDs and lasers
US8105852B2 (en) * 2010-01-15 2012-01-31 Koninklijke Philips Electronics N.V. Method of forming a composite substrate and growing a III-V light emitting device over the composite substrate
JP2011195388A (en) * 2010-03-19 2011-10-06 Mitsubishi Chemicals Corp Group iii nitride semiconductor crystal, method for producing the same, and ground substrate for growing group iii nitride semiconductor crystal
JP2012009785A (en) * 2010-06-28 2012-01-12 Meijo Univ Group iii nitride-based solar cell and method of manufacturing the same
US8501597B2 (en) * 2010-07-30 2013-08-06 Academia Sinica Method for fabricating group III-nitride semiconductor
JP5612516B2 (en) * 2011-03-11 2014-10-22 スタンレー電気株式会社 Manufacturing method of semiconductor device
JP5603812B2 (en) 2011-03-11 2014-10-08 スタンレー電気株式会社 Manufacturing method of semiconductor device
CN102427101B (en) * 2011-11-30 2014-05-07 李园 Semiconductor structure and forming method thereof
CN103928582B (en) * 2012-08-28 2017-09-29 晶元光电股份有限公司 A kind of compound semiconductor element and preparation method thereof
US9574135B2 (en) * 2013-08-22 2017-02-21 Nanoco Technologies Ltd. Gas phase enhancement of emission color quality in solid state LEDs
CN103746051A (en) * 2013-12-04 2014-04-23 南昌大学 Silicon substrate having edge isolation structure
US9601583B2 (en) * 2014-07-15 2017-03-21 Armonk Business Machines Corporation Hetero-integration of III-N material on silicon
US9478708B2 (en) 2015-03-11 2016-10-25 International Business Machines Corporation Embedded gallium—nitride in silicon
CN105140103A (en) * 2015-07-29 2015-12-09 浙江大学 Semiconductor substrate and method for selectively growing semiconductor material
US9627473B2 (en) 2015-09-08 2017-04-18 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation in III-nitride material semiconductor structures
US9806182B2 (en) 2015-09-08 2017-10-31 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation using elemental diboride diffusion barrier regions
US20170069721A1 (en) 2015-09-08 2017-03-09 M/A-Com Technology Solutions Holdings, Inc. Parasitic channel mitigation using silicon carbide diffusion barrier regions
US9773898B2 (en) 2015-09-08 2017-09-26 Macom Technology Solutions Holdings, Inc. III-nitride semiconductor structures comprising spatially patterned implanted species
US10211294B2 (en) 2015-09-08 2019-02-19 Macom Technology Solutions Holdings, Inc. III-nitride semiconductor structures comprising low atomic mass species
US9799520B2 (en) 2015-09-08 2017-10-24 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation via back side implantation
US9673281B2 (en) 2015-09-08 2017-06-06 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation using rare-earth oxide and/or rare-earth nitride diffusion barrier regions
US9704705B2 (en) 2015-09-08 2017-07-11 Macom Technology Solutions Holdings, Inc. Parasitic channel mitigation via reaction with active species
US9960127B2 (en) 2016-05-18 2018-05-01 Macom Technology Solutions Holdings, Inc. High-power amplifier package
US10134658B2 (en) 2016-08-10 2018-11-20 Macom Technology Solutions Holdings, Inc. High power transistors
US11508821B2 (en) 2017-05-12 2022-11-22 Analog Devices, Inc. Gallium nitride device for high frequency and high power applications
JP7072047B2 (en) * 2018-02-26 2022-05-19 パナソニックホールディングス株式会社 Semiconductor light emitting device
EP3818568A4 (en) 2018-07-06 2022-08-03 Analog Devices, Inc. Compound device with back-side field plate
EP3811416A1 (en) 2018-07-19 2021-04-28 MACOM Technology Solutions Holdings, Inc. Iii-nitride material semiconductor structures on conductive substrates
US11038023B2 (en) 2018-07-19 2021-06-15 Macom Technology Solutions Holdings, Inc. III-nitride material semiconductor structures on conductive silicon substrates
CN117334738A (en) * 2019-04-12 2024-01-02 广东致能科技有限公司 Semiconductor device and manufacturing method thereof
EP4049306A4 (en) 2019-10-23 2023-06-14 The Regents of the University of California Method of fabricating a resonant cavity and distributed bragg reflector mirrors for a vertical cavity surface emitting laser on a wing of an epitaxial lateral overgrowth region
US20230053953A1 (en) * 2020-05-12 2023-02-23 Enkris Semiconductor, Inc. Group iii nitride structures and manufacturing methods thereof
CN115552566A (en) * 2020-05-27 2022-12-30 苏州晶湛半导体有限公司 III-nitride structure and manufacturing method thereof
US20220139709A1 (en) * 2020-11-05 2022-05-05 International Business Machines Corporation Confined gallium nitride epitaxial layers

Family Cites Families (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52147087A (en) 1976-06-01 1977-12-07 Mitsubishi Electric Corp Semiconductor light emitting display device
EP0191503A3 (en) 1980-04-10 1986-09-10 Massachusetts Institute Of Technology Method of producing sheets of crystalline material
US4522407A (en) * 1981-01-23 1985-06-11 Hatherley Bruce E Financial board game
US4522661A (en) 1983-06-24 1985-06-11 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Low defect, high purity crystalline layers grown by selective deposition
US4651407A (en) 1985-05-08 1987-03-24 Gte Laboratories Incorporated Method of fabricating a junction field effect transistor utilizing epitaxial overgrowth and vertical junction formation
US5326716A (en) 1986-02-11 1994-07-05 Max Planck-Gesellschaft Zur Foerderung Der Wissenschaften E.V. Liquid phase epitaxial process for producing three-dimensional semiconductor structures by liquid phase expitaxy
US4876210A (en) 1987-04-30 1989-10-24 The University Of Delaware Solution growth of lattice mismatched and solubility mismatched heterostructures
US4912064A (en) 1987-10-26 1990-03-27 North Carolina State University Homoepitaxial growth of alpha-SiC thin films and semiconductor devices fabricated thereon
US4866005A (en) 1987-10-26 1989-09-12 North Carolina State University Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide
US4865685A (en) 1987-11-03 1989-09-12 North Carolina State University Dry etching of silicon carbide
US5156995A (en) 1988-04-01 1992-10-20 Cornell Research Foundation, Inc. Method for reducing or eliminating interface defects in mismatched semiconductor epilayers
JP3026087B2 (en) 1989-03-01 2000-03-27 豊田合成株式会社 Gas phase growth method of gallium nitride based compound semiconductor
US4946547A (en) 1989-10-13 1990-08-07 Cree Research, Inc. Method of preparing silicon carbide surfaces for crystal growth
JPH03132016A (en) 1989-10-18 1991-06-05 Canon Inc Method of forming crystal
JPH04188678A (en) 1990-11-19 1992-07-07 Matsushita Electric Ind Co Ltd Semiconductor light-emitting element
JP3267983B2 (en) 1991-02-14 2002-03-25 株式会社東芝 Semiconductor light emitting device and method of manufacturing the same
JP2954743B2 (en) 1991-05-30 1999-09-27 京セラ株式会社 Method for manufacturing semiconductor light emitting device
JP3352712B2 (en) 1991-12-18 2002-12-03 浩 天野 Gallium nitride based semiconductor device and method of manufacturing the same
CA2120610C (en) * 1992-08-07 1999-03-02 Hideaki Imai Nitride based semiconductor device and manufacture thereof
JP2686699B2 (en) * 1992-11-20 1997-12-08 光技術研究開発株式会社 Method for forming GaN mask for selective growth
JPH0818159A (en) 1994-04-25 1996-01-19 Hitachi Ltd Semiconductor laser element and fabrication thereof
JPH0864791A (en) 1994-08-23 1996-03-08 Matsushita Electric Ind Co Ltd Epitaxial growth method
JP3432910B2 (en) * 1994-09-28 2003-08-04 ローム株式会社 Semiconductor laser
US5631190A (en) 1994-10-07 1997-05-20 Cree Research, Inc. Method for producing high efficiency light-emitting diodes and resulting diode structures
JPH08116093A (en) 1994-10-17 1996-05-07 Fujitsu Ltd Optical semiconductor device
JPH08125251A (en) 1994-10-21 1996-05-17 Matsushita Electric Ind Co Ltd Hexagonal system semiconductor ring resonator
JP2953326B2 (en) 1994-11-30 1999-09-27 日亜化学工業株式会社 Method of manufacturing gallium nitride based compound semiconductor laser device
JP2795226B2 (en) 1995-07-27 1998-09-10 日本電気株式会社 Semiconductor light emitting device and method of manufacturing the same
US5798537A (en) * 1995-08-31 1998-08-25 Kabushiki Kaisha Toshiba Blue light-emitting device
AU6946196A (en) 1995-09-18 1997-04-09 Hitachi Limited Semiconductor material, method of producing the semiconductor material, and semiconductor device
JPH0993315A (en) 1995-09-20 1997-04-04 Iwatsu Electric Co Ltd Communication equipment structure
JP3396356B2 (en) 1995-12-11 2003-04-14 三菱電機株式会社 Semiconductor device and method of manufacturing the same
JP3409958B2 (en) 1995-12-15 2003-05-26 株式会社東芝 Semiconductor light emitting device
KR100214073B1 (en) 1995-12-16 1999-08-02 김영환 Bpsg film forming method
JPH09174494A (en) 1995-12-21 1997-07-08 Toyox Co Ltd Square drilling machine for roof material
JP2982949B2 (en) 1996-01-26 1999-11-29 油井 一夫 Oscillating mascot doll for enclosing in a transparent bottle and a figurine using it
JPH09277448A (en) 1996-04-15 1997-10-28 Fujikura Ltd Connection of plastic laminated paper
JPH09290098A (en) 1996-04-26 1997-11-11 Sanyo Electric Co Ltd Clothes drier
JP3713100B2 (en) * 1996-05-23 2005-11-02 ローム株式会社 Manufacturing method of semiconductor light emitting device
JPH09324997A (en) 1996-06-05 1997-12-16 Toshiba Corp Heat exchanger and method for producing heat exchanger
US5710057A (en) 1996-07-12 1998-01-20 Kenney; Donald M. SOI fabrication method
US6677619B1 (en) * 1997-01-09 2004-01-13 Nichia Chemical Industries, Ltd. Nitride semiconductor device
KR19980079320A (en) 1997-03-24 1998-11-25 기다오까다까시 Selective growth method of high quality muene layer, semiconductor device made on high quality muene layer growth substrate and high quality muene layer growth substrate
JPH10275936A (en) 1997-03-28 1998-10-13 Rohm Co Ltd Method for manufacturing semiconductor light-emitting element
WO1998047170A1 (en) 1997-04-11 1998-10-22 Nichia Chemical Industries, Ltd. Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device
US5877070A (en) 1997-05-31 1999-03-02 Max-Planck Society Method for the transfer of thin layers of monocrystalline material to a desirable substrate
DE19725900C2 (en) 1997-06-13 2003-03-06 Dieter Bimberg Process for the deposition of gallium nitride on silicon substrates
US5915194A (en) 1997-07-03 1999-06-22 The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration Method for growth of crystal surfaces and growth of heteroepitaxial single crystal films thereon
TW393785B (en) 1997-09-19 2000-06-11 Siemens Ag Method to produce many semiconductor-bodies
US6201262B1 (en) 1997-10-07 2001-03-13 Cree, Inc. Group III nitride photonic devices on silicon carbide substrates with conductive buffer interlay structure
FR2769924B1 (en) 1997-10-20 2000-03-10 Centre Nat Rech Scient PROCESS FOR MAKING AN EPITAXIAL LAYER OF GALLIUM NITRIDE, EPITAXIAL LAYER OF GALLIUM NITRIDE AND OPTOELECTRONIC COMPONENT PROVIDED WITH SUCH A LAYER
JP3036495B2 (en) 1997-11-07 2000-04-24 豊田合成株式会社 Method for manufacturing gallium nitride-based compound semiconductor
US6051849A (en) 1998-02-27 2000-04-18 North Carolina State University Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
CA2321118C (en) 1998-02-27 2008-06-03 North Carolina State University Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth through masks, and gallium nitride semiconductor structures fabricated thereby
US6608327B1 (en) * 1998-02-27 2003-08-19 North Carolina State University Gallium nitride semiconductor structure including laterally offset patterned layers
JP3346735B2 (en) 1998-03-03 2002-11-18 日亜化学工業株式会社 Nitride semiconductor light emitting device and method of manufacturing the same
SE512259C2 (en) 1998-03-23 2000-02-21 Abb Research Ltd Semiconductor device consisting of doped silicon carbide comprising a pn junction which exhibits at least one hollow defect and method for its preparation
US6500257B1 (en) 1998-04-17 2002-12-31 Agilent Technologies, Inc. Epitaxial material grown laterally within a trench and method for producing same
JP3436128B2 (en) 1998-04-28 2003-08-11 日亜化学工業株式会社 Method for growing nitride semiconductor and nitride semiconductor device
US6064078A (en) 1998-05-22 2000-05-16 Xerox Corporation Formation of group III-V nitride films on sapphire substrates with reduced dislocation densities
US6265289B1 (en) * 1998-06-10 2001-07-24 North Carolina State University Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby
US6255198B1 (en) * 1998-11-24 2001-07-03 North Carolina State University Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
US6177688B1 (en) * 1998-11-24 2001-01-23 North Carolina State University Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates
US6177359B1 (en) * 1999-06-07 2001-01-23 Agilent Technologies, Inc. Method for detaching an epitaxial layer from one substrate and transferring it to another substrate
US6521514B1 (en) * 1999-11-17 2003-02-18 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
WO2001043174A2 (en) 1999-12-13 2001-06-14 North Carolina State University Fabrication of gallium nitride layers on textured silicon substrates
US6380108B1 (en) 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
JP4432180B2 (en) * 1999-12-24 2010-03-17 豊田合成株式会社 Group III nitride compound semiconductor manufacturing method, group III nitride compound semiconductor device, and group III nitride compound semiconductor
JP2001185493A (en) * 1999-12-24 2001-07-06 Toyoda Gosei Co Ltd Method of manufacturing group iii nitride-based compound semiconductor, and group iii nitride based compound semiconductor device
US6403451B1 (en) * 2000-02-09 2002-06-11 Noerh Carolina State University Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts
US6261929B1 (en) * 2000-02-24 2001-07-17 North Carolina State University Methods of forming a plurality of semiconductor layers using spaced trench arrays
AU2001241108A1 (en) * 2000-03-14 2001-09-24 Toyoda Gosei Co. Ltd. Production method of iii nitride compound semiconductor and iii nitride compoundsemiconductor element
TW518767B (en) * 2000-03-31 2003-01-21 Toyoda Gosei Kk Production method of III nitride compound semiconductor and III nitride compound semiconductor element
US20040029365A1 (en) * 2001-05-07 2004-02-12 Linthicum Kevin J. Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
US6617261B2 (en) * 2001-12-18 2003-09-09 Xerox Corporation Structure and method for fabricating GaN substrates from trench patterned GaN layers on sapphire substrates
US6841001B2 (en) * 2002-07-19 2005-01-11 Cree, Inc. Strain compensated semiconductor structures and methods of fabricating strain compensated semiconductor structures
WO2004064212A1 (en) * 2003-01-14 2004-07-29 Matsushita Electric Industrial Co. Ltd. Nitride semiconductor device, method for manufacturing same and method for manufacturing nitride semiconductor substrate
US7192849B2 (en) * 2003-05-07 2007-03-20 Sensor Electronic Technology, Inc. Methods of growing nitride-based film using varying pulses

Also Published As

Publication number Publication date
AU4556599A (en) 1999-12-30
US20030194828A1 (en) 2003-10-16
CN1143364C (en) 2004-03-24
JP2002518826A (en) 2002-06-25
WO1999065068A1 (en) 1999-12-16
US20050009304A1 (en) 2005-01-13
CA2331893A1 (en) 1999-12-16
US6897483B2 (en) 2005-05-24
KR20010071417A (en) 2001-07-28
US20010039102A1 (en) 2001-11-08
US6265289B1 (en) 2001-07-24
CN1305639A (en) 2001-07-25
EP1088340A1 (en) 2001-04-04
KR100498164B1 (en) 2005-07-01
JP3950630B2 (en) 2007-08-01
US7195993B2 (en) 2007-03-27

Similar Documents

Publication Publication Date Title
CA2331893C (en) Fabrication of gallium nitride semiconductor layers by lateral growth from trench sidewalls
US6608327B1 (en) Gallium nitride semiconductor structure including laterally offset patterned layers
US6051849A (en) Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer
EP1138063B1 (en) Fabrication of gallium nitride layers by lateral growth
CA2321118C (en) Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth through masks, and gallium nitride semiconductor structures fabricated thereby
US6602764B2 (en) Methods of fabricating gallium nitride microelectronic layers on silicon layers
US7230282B2 (en) III-V group nitride system semiconductor self-standing substrate, method of making the same and III-V group nitride system semiconductor wafer
EP1320870B1 (en) Nitride semiconductor substrate and method for manufacturing the same, and nitride semiconductor device using nitride semiconductor substrate
US20040029365A1 (en) Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
JP4947867B2 (en) Gallium nitride based semiconductor structure and method for manufacturing the semiconductor structure
US20040082150A1 (en) Single step pendeo-and lateral epitaxial overgrowth of group III-nitride epitaxial layers with group III-nitride buffer layer and resulting structures
JP2003073196A (en) Nitride semiconductor substrate and its production method

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry

Effective date: 20190610