CA2310909A1 - Packet switching apparatus and method in data network - Google Patents

Packet switching apparatus and method in data network Download PDF

Info

Publication number
CA2310909A1
CA2310909A1 CA002310909A CA2310909A CA2310909A1 CA 2310909 A1 CA2310909 A1 CA 2310909A1 CA 002310909 A CA002310909 A CA 002310909A CA 2310909 A CA2310909 A CA 2310909A CA 2310909 A1 CA2310909 A1 CA 2310909A1
Authority
CA
Canada
Prior art keywords
transmission
packet
packet switching
information
data packets
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002310909A
Other languages
French (fr)
Other versions
CA2310909C (en
Inventor
Jinoo Joung
Kyung-Il Woo
Ki-Jong Doh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CA2310909A1 publication Critical patent/CA2310909A1/en
Application granted granted Critical
Publication of CA2310909C publication Critical patent/CA2310909C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105—ATM switching elements
    • H04L49/107—ATM switching elements using shared medium
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5679—Arbitration or scheduling

Abstract

Disclosed is a packet switching apparatus in a data network including a plurality of ports for taking charge of an input/output of packet transmission/reception commands and data packets, a plurality of transmission/reception control sections for accessing information resources classified into groups in response to the packet transmission/reception commands, and storing the corresponding data packets in a packet memory or transmitting the corresponding data packets stored in the packet memory to the corresponding ports, a plurality of the information resources for storing in groups information required for packet switching, and providing the information stored therein to the transmission/reception control sections, and a plurality of information resource schedulers, connected to the respective information resources, for scheduling accesses of the transmission/reception control sections.
CA002310909A 1999-06-12 2000-06-07 Packet switching apparatus and method in data network Expired - Fee Related CA2310909C (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR19990021940 1999-06-12
KR21940/1999 1999-06-12
KR19990060235 1999-12-22
KR60235/1999 1999-12-22

Publications (2)

Publication Number Publication Date
CA2310909A1 true CA2310909A1 (en) 2000-12-12
CA2310909C CA2310909C (en) 2005-05-24

Family

ID=26635410

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002310909A Expired - Fee Related CA2310909C (en) 1999-06-12 2000-06-07 Packet switching apparatus and method in data network

Country Status (4)

Country Link
US (1) US6754222B1 (en)
CN (1) CN1135798C (en)
CA (1) CA2310909C (en)
GB (1) GB2355619B (en)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6983350B1 (en) 1999-08-31 2006-01-03 Intel Corporation SDRAM controller for parallel processor architecture
US6532509B1 (en) 1999-12-22 2003-03-11 Intel Corporation Arbitrating command requests in a parallel multi-threaded processing system
US6694380B1 (en) 1999-12-27 2004-02-17 Intel Corporation Mapping requests from a processing unit that uses memory-mapped input-output space
US6661794B1 (en) 1999-12-29 2003-12-09 Intel Corporation Method and apparatus for gigabit packet assignment for multithreaded packet processing
JP3400772B2 (en) * 2000-04-25 2003-04-28 松下電器産業株式会社 Packet transmission / reception processing device
US6963535B2 (en) * 2000-12-28 2005-11-08 Intel Corporation MAC bus interface
US7006495B2 (en) * 2001-08-31 2006-02-28 Intel Corporation Transmitting multicast data packets
US7274692B1 (en) 2001-10-01 2007-09-25 Advanced Micro Devices, Inc. Method and apparatus for routing packets that have multiple destinations
US7295563B2 (en) * 2001-10-01 2007-11-13 Advanced Micro Devices, Inc. Method and apparatus for routing packets that have ordering requirements
US7221678B1 (en) 2001-10-01 2007-05-22 Advanced Micro Devices, Inc. Method and apparatus for routing packets
US7649882B2 (en) * 2002-07-15 2010-01-19 Alcatel-Lucent Usa Inc. Multicast scheduling and replication in switches
KR100503422B1 (en) * 2003-06-13 2005-07-22 한국전자통신연구원 Ethernet switch, apparatus for expanding the port and method therefor
US7570593B1 (en) * 2003-06-30 2009-08-04 Hrl Laboratories, Llc Interference-resilient joint MAC and routing scheme for wireless ad-hoc networks
US7237170B2 (en) * 2004-10-06 2007-06-26 Motorola, Inc. Packet transmission redundancy selection apparatus and method
US7765405B2 (en) * 2005-02-25 2010-07-27 Microsoft Corporation Receive side scaling with cryptographically secure hashing
US9185036B2 (en) * 2005-03-23 2015-11-10 Alcatel Lucent Method and apparatus for flow control of data in a network
CA2562634A1 (en) * 2005-11-28 2007-05-28 Tundra Semiconductor Corporation Method and switch for broadcasting packets
JP2007266850A (en) * 2006-03-28 2007-10-11 Fujitsu Ltd Transmission apparatus
KR100934227B1 (en) * 2007-09-21 2009-12-29 한국전자통신연구원 Memory switching control device using open serial matching, its operation method and data storage device applied thereto
US9325449B2 (en) 2013-12-06 2016-04-26 Intel Corporation Lane error detection and lane removal mechanism to reduce the probability of data corruption
US9397792B2 (en) 2013-12-06 2016-07-19 Intel Corporation Efficient link layer retry protocol utilizing implicit acknowledgements
US9628382B2 (en) 2014-02-05 2017-04-18 Intel Corporation Reliable transport of ethernet packet data with wire-speed and packet data rate match
US10707939B2 (en) * 2017-10-03 2020-07-07 Mediatek Inc. Codebook-based uplink transmission in wireless communications
US11275632B2 (en) 2018-09-14 2022-03-15 Advanced Micro Devices, Inc. Broadcast command and response
CN113010173A (en) 2019-12-19 2021-06-22 超威半导体(上海)有限公司 Method for matrix data broadcasting in parallel processing
CN113094099A (en) 2019-12-23 2021-07-09 超威半导体(上海)有限公司 Matrix data broadcast architecture
US11403221B2 (en) 2020-09-24 2022-08-02 Advanced Micro Devices, Inc. Memory access response merging in a memory hierarchy

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5295133A (en) * 1992-02-12 1994-03-15 Sprint International Communications Corp. System administration in a flat distributed packet switch architecture
US5802052A (en) * 1996-06-26 1998-09-01 Level One Communication, Inc. Scalable high performance switch element for a shared memory packet or ATM cell switch fabric
GB2316573B (en) * 1996-08-14 2001-04-18 Fujitsu Ltd Switching apparatus
US6356546B1 (en) * 1998-08-11 2002-03-12 Nortel Networks Limited Universal transfer method and network with distributed switch
JP3732989B2 (en) * 2000-01-12 2006-01-11 富士通株式会社 Packet switch device and scheduling control method

Also Published As

Publication number Publication date
CN1135798C (en) 2004-01-21
GB2355619A (en) 2001-04-25
CA2310909C (en) 2005-05-24
GB2355619B (en) 2002-03-20
GB0014232D0 (en) 2000-08-02
US6754222B1 (en) 2004-06-22
CN1277508A (en) 2000-12-20

Similar Documents

Publication Publication Date Title
CA2310909A1 (en) Packet switching apparatus and method in data network
CN100561976C (en) Be used to make the method and apparatus of packet based traversal network address conversion equipment
Nutt et al. Performance of CSMA/CD networks under combined voice and data loads
WO1998045976A3 (en) Hierarchical packet scheduling method and apparatus
EP0835037A3 (en) Data transmitting node, and network inter-connection node suitable for home network environment
EP0770968A3 (en) Terminal device in document information communication system
Zhang et al. Performance of a modified polling strategy for broadband wireless LANs in a harsh fading environment
TW327212B (en) Memory device with switching of data stream modes
WO2002052768A3 (en) System and method for scheduling and executing data transfers over a network
EP1791374A3 (en) Communication system for forward link rate scheduling
CA2320693A1 (en) Method for controlling data flow associated with a communications node
CN107396447A (en) Slot allocation method, the apparatus and system of the star-like networkings of LoRa
CA2404523A1 (en) Transmitting packet data
SE9804172D0 (en) An access control mechanism for packet switched communication networks
CA2356056A1 (en) Control station, apparatus and network system
KR970700968A (en) A METHOD AND APPARATUS FOR COMMUNICATING BETWEEN NODES IN A COMMUNICATIONS NETWORK
JPH04336728A (en) Ring packet communication network
EP1596514A3 (en) Packet multiplexing apparatus
CN100481802C (en) Method of operating a data bus system comprising a resource control device and a transmitter station
CA2244564A1 (en) Capability modeling using templates in network management system
CN100356736C (en) IP network jitter simulation method
US20030086485A1 (en) Master to multi-slave asynchronous transmit fifo
WO2000057382A3 (en) A wireles amr network
KR100369600B1 (en) Multi port interface apparatus and method for utopia level2
KR970019236A (en) (APPARATUS FOR RECEIVING / SENDING IPC MESSAGE IN THE SWITCHING SYSTEM USING ATM AND METHOD)

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed

Effective date: 20180607