CA2309911A1 - System and method for reducing peak current and bandwidth requirements in a display driver circuit - Google Patents
System and method for reducing peak current and bandwidth requirements in a display driver circuit Download PDFInfo
- Publication number
- CA2309911A1 CA2309911A1 CA002309911A CA2309911A CA2309911A1 CA 2309911 A1 CA2309911 A1 CA 2309911A1 CA 002309911 A CA002309911 A CA 002309911A CA 2309911 A CA2309911 A CA 2309911A CA 2309911 A1 CA2309911 A1 CA 2309911A1
- Authority
- CA
- Canada
- Prior art keywords
- select
- addresses
- line
- select line
- driver circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
Abstract
A display driver circuit for reducing system interface bandwidth requirements and peak current requirements includes a select line sequencer, for providing a series of select line addresses on an address terminal set, and a select line decoder coupled to the address terminal set, for decoding each of the select line addresses and asserting an update signal on a corresponding one of a plurality of output terminals. Optionally, the select line sequencer generates a series of select sub-line addresses, and the select line decoder is a select sub-line decoder.
An optional select address register receives initial select addresses from a system and provides the initial select addresses to the select line sequencer. An alternate display driver circuit including a select line sequencer and a seledct sub-line sequencer is also described.
An optional select address register receives initial select addresses from a system and provides the initial select addresses to the select line sequencer. An alternate display driver circuit including a select line sequencer and a seledct sub-line sequencer is also described.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/970,665 US6288712B1 (en) | 1997-11-14 | 1997-11-14 | System and method for reducing peak current and bandwidth requirements in a display driver circuit |
US08/970,665 | 1997-11-14 | ||
PCT/US1998/024216 WO1999026226A1 (en) | 1997-11-14 | 1998-11-13 | System and method for reducing peak current and bandwidth requirements in a display driver circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2309911A1 true CA2309911A1 (en) | 1999-05-27 |
CA2309911C CA2309911C (en) | 2008-05-20 |
Family
ID=25517283
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002309911A Expired - Fee Related CA2309911C (en) | 1997-11-14 | 1998-11-13 | System and method for reducing peak current and bandwidth requirements in a display driver circuit |
Country Status (6)
Country | Link |
---|---|
US (2) | US6288712B1 (en) |
EP (1) | EP1031133A1 (en) |
JP (1) | JP2001523847A (en) |
CN (1) | CN1127052C (en) |
CA (1) | CA2309911C (en) |
WO (1) | WO1999026226A1 (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW521249B (en) * | 2000-09-05 | 2003-02-21 | Toshiba Corp | Display apparatus and its driving method |
JP3723443B2 (en) * | 2000-11-17 | 2005-12-07 | 三洋電機株式会社 | Active matrix display device |
US7071908B2 (en) * | 2003-05-20 | 2006-07-04 | Kagutech, Ltd. | Digital backplane |
US7053412B2 (en) * | 2003-06-27 | 2006-05-30 | The Trustees Of Princeton University And Universal Display Corporation | Grey scale bistable display |
JP2009204702A (en) * | 2008-02-26 | 2009-09-10 | Seiko Epson Corp | Electro-optic device, method for driving electro-optic device, and electronic equipment |
US8325556B2 (en) * | 2008-10-07 | 2012-12-04 | Contour Semiconductor, Inc. | Sequencing decoder circuit |
WO2012043454A1 (en) | 2010-09-27 | 2012-04-05 | 株式会社Jvcケンウッド | Liquid crystal display device, and device and method for driving liquid crystal display elements |
JP5733154B2 (en) * | 2011-10-27 | 2015-06-10 | 株式会社Jvcケンウッド | Liquid crystal display |
JP6111588B2 (en) | 2011-11-30 | 2017-04-12 | 株式会社Jvcケンウッド | Liquid crystal display device and driving method thereof |
JP5765205B2 (en) | 2011-12-01 | 2015-08-19 | 株式会社Jvcケンウッド | Liquid crystal display device and pixel inspection method thereof |
JP6255709B2 (en) | 2013-04-26 | 2018-01-10 | 株式会社Jvcケンウッド | Liquid crystal display |
JP6263862B2 (en) | 2013-04-26 | 2018-01-24 | 株式会社Jvcケンウッド | Liquid crystal display |
JP6380186B2 (en) * | 2015-03-25 | 2018-08-29 | 株式会社Jvcケンウッド | Liquid crystal display |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6180226A (en) * | 1984-09-28 | 1986-04-23 | Toshiba Corp | Active matrix driving device |
DE3786614T2 (en) * | 1986-08-18 | 1993-12-02 | Canon Kk | Display device. |
GB8728434D0 (en) * | 1987-12-04 | 1988-01-13 | Emi Plc Thorn | Display device |
EP0313332B1 (en) * | 1987-10-22 | 1994-12-14 | Rockwell International Corporation | Method and apparatus for drawing high quality lines on color matrix displays |
GB8728435D0 (en) * | 1987-12-04 | 1988-01-13 | Emi Plc Thorn | Display device |
CA2063744C (en) | 1991-04-01 | 2002-10-08 | Paul M. Urbanus | Digital micromirror device architecture and timing for use in a pulse-width modulated display system |
DE69324311T2 (en) * | 1992-07-29 | 1999-09-09 | Asahi Glass Co Ltd | Method and device for controlling a liquid crystal display element |
US6107979A (en) * | 1995-01-17 | 2000-08-22 | Texas Instruments Incorporated | Monolithic programmable format pixel array |
JP3234131B2 (en) * | 1995-06-23 | 2001-12-04 | 株式会社東芝 | Liquid crystal display |
US5945972A (en) * | 1995-11-30 | 1999-08-31 | Kabushiki Kaisha Toshiba | Display device |
-
1997
- 1997-11-14 US US08/970,665 patent/US6288712B1/en not_active Expired - Lifetime
-
1998
- 1998-11-13 EP EP98957902A patent/EP1031133A1/en not_active Ceased
- 1998-11-13 CA CA002309911A patent/CA2309911C/en not_active Expired - Fee Related
- 1998-11-13 WO PCT/US1998/024216 patent/WO1999026226A1/en active Application Filing
- 1998-11-13 CN CN98813086A patent/CN1127052C/en not_active Expired - Lifetime
- 1998-11-13 JP JP2000521507A patent/JP2001523847A/en active Pending
-
2001
- 2001-07-20 US US09/909,886 patent/US20010040566A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
CA2309911C (en) | 2008-05-20 |
CN1127052C (en) | 2003-11-05 |
CN1285943A (en) | 2001-02-28 |
EP1031133A1 (en) | 2000-08-30 |
JP2001523847A (en) | 2001-11-27 |
US20010040566A1 (en) | 2001-11-15 |
WO1999026226A1 (en) | 1999-05-27 |
US6288712B1 (en) | 2001-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2309911A1 (en) | System and method for reducing peak current and bandwidth requirements in a display driver circuit | |
AU687463B2 (en) | Radio telephone system and radio terminal therefor | |
AU2651697A (en) | Message searching system and terminal | |
KR0139970B1 (en) | Voltage generating circuit, and common electrode drive circuit, signal line drive circuit and gray scale voltage gnerating circuit for display devices | |
EP0643487A3 (en) | An output circuit and method of operation. | |
ID18118A (en) | TERMINAL FLAT PANEL DISPLAY | |
AU6928998A (en) | Display terminal | |
AU3234997A (en) | Circuit for reversing polarity on electrodes | |
AU7403498A (en) | An information display system | |
MY118198A (en) | Image signal data structure, image coding method, and image decoding method | |
GB2306283B (en) | Stock information display method and information terminal | |
AU1501997A (en) | Method of diagnosing communication problems of electronic price labels | |
TW326121B (en) | The driving method for display device and its circuit | |
EP0722264A3 (en) | Circuit board & circuit board assembly | |
CA2153538A1 (en) | Apparatus and Method for Minimizing the Turn on Time for a Receiver Operating in a Discontinuous Receive Mode | |
EP0848526A3 (en) | Information presentation terminal and method | |
AU5586196A (en) | An electronic price label (EPL) system | |
AU2076597A (en) | Rf printed circuit module and method of making same | |
AU5550096A (en) | Acid test kit | |
AU6015896A (en) | Epoxy/acid anhydride composition | |
AU5239596A (en) | Subscriber line interface and power circuit | |
AU9599098A (en) | System and circuit for telecommunications data conversion | |
TW333736B (en) | Circuit for interpolating scan lines of a video signal and method of using same | |
TW306723U (en) | Enlarging circuit and special regulation circuit used in radio-frequency/video signal radio module | |
AU6406398A (en) | Method for the dynamic display of data on an internet terminal screen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |