CA2303022C - Low power current-to-frequency converter circuit for use in implantable sensors - Google Patents
Low power current-to-frequency converter circuit for use in implantable sensors Download PDFInfo
- Publication number
- CA2303022C CA2303022C CA002303022A CA2303022A CA2303022C CA 2303022 C CA2303022 C CA 2303022C CA 002303022 A CA002303022 A CA 002303022A CA 2303022 A CA2303022 A CA 2303022A CA 2303022 C CA2303022 C CA 2303022C
- Authority
- CA
- Canada
- Prior art keywords
- capacitor
- signal
- charge
- frequency
- vco
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 159
- 239000000126 substance Substances 0.000 claims abstract description 16
- 238000005086 pumping Methods 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 abstract description 7
- 230000005540 biological transmission Effects 0.000 abstract description 4
- 238000012545 processing Methods 0.000 abstract description 3
- 239000012530 fluid Substances 0.000 abstract description 2
- 239000004020 conductor Substances 0.000 description 24
- 238000010586 diagram Methods 0.000 description 21
- 239000000758 substrate Substances 0.000 description 13
- 230000002051 biphasic effect Effects 0.000 description 8
- 238000005259 measurement Methods 0.000 description 7
- 210000001519 tissue Anatomy 0.000 description 7
- WQZGKKKJIJFFOK-GASJEMHNSA-N Glucose Natural products OC[C@H]1OC(O)[C@H](O)[C@@H](O)[C@@H]1O WQZGKKKJIJFFOK-GASJEMHNSA-N 0.000 description 5
- 239000008103 glucose Substances 0.000 description 5
- 238000004891 communication Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 239000008280 blood Substances 0.000 description 2
- 210000004369 blood Anatomy 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 102000004190 Enzymes Human genes 0.000 description 1
- 108090000790 Enzymes Proteins 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 230000001154 acute effect Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 210000001124 body fluid Anatomy 0.000 description 1
- 239000010839 body fluid Substances 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- -1 e.g. Substances 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 210000003205 muscle Anatomy 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003014 reinforcing effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229920002379 silicone rubber Polymers 0.000 description 1
- 239000004945 silicone rubber Substances 0.000 description 1
- 230000000153 supplemental effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/06—Frequency or rate modulation, i.e. PFM or PRM
-
- A—HUMAN NECESSITIES
- A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
- A61N—ELECTROTHERAPY; MAGNETOTHERAPY; RADIATION THERAPY; ULTRASOUND THERAPY
- A61N1/00—Electrotherapy; Circuits therefor
- A61N1/18—Applying electric currents by contact electrodes
- A61N1/32—Applying electric currents by contact electrodes alternating or intermittent currents
- A61N1/36—Applying electric currents by contact electrodes alternating or intermittent currents for stimulation
- A61N1/372—Arrangements in connection with the implantation of stimulators
- A61N1/378—Electrical supply
Landscapes
- Electrotherapy Devices (AREA)
- Measuring And Recording Apparatus For Diagnosis (AREA)
- Measurement Of Current Or Voltage (AREA)
- Analogue/Digital Conversion (AREA)
- Manipulation Of Pulses (AREA)
Abstract
A low power current-to-frequency converter circuit provides an output frequency signal F OUT having a frequency that varies as a function of a low level analog input current signal. The analog input curren t signal is typically generated by an implantable sensor element, designed to sense a particular substance or parameter within body tissue or fluids to which the sensor is exposed, with the magnitude of the analog signal providing a measure of the sensed substance or parameter. Conversion of the low level analog current to the output frequency signal facilitates transmission of the data signal over a shared data bus and other digital processing of the data signal. The current-to-frequency converter circuit is fabricated from low power FET-base d integrated circuits, and includes an operational amplifier having its positive input terminal connected to a storage capacitor that is charged by the analog input current signal, a voltage-controlled oscillator driven by the charge (voltage) on the storage capacitor that produces the output frequency signal, and a charge pump circuit that pumps a discrete amount of charge off of the storage capacitor during each cycle of the output frequency signal.
Description
w y ~ .Ynn.-.,., .."1 m Fw-1*. vr~." .I ., LOW POWER CURRENT-TO-FREQUENCY CONVERTER
CIRCUIT FOR USE IN IMPLANTABLE SENSORS
Field of the Invention The present invention relates to implantable medical devices, and more particularly to a very-low power current-to-frequency converter circuit that may be used within an implantable sensor to convert a small analog current, generated by the sensor as a result of having sensed a specified parameter or substance, to a variable frequency pulse train signal. A count or the pulses of the pulse train may then be made to provide an accurate digital measure of the small analog current generated from the sensor.
T1 ... ~ .-. ... T a.1-Related and relevant prior art include: European Patenl~ Application No. 95301344.8 filed 02.03.95; inventor Tadashi Nukui (Toshiba Corp., Japan); Applicant Kaisha Toshiba, Tokyo, Japan; and U.S. Patent No. 4,349,769 filed 21.06.1979 (PCT), inventor Guy Willoteaux, Assignee: Societe Francaise d'Equipements pour Navigation Aerienne, Villa~~oublay, France.
Ba- ckg.round of the Invention In the implantable medical device field, a medical device, configured to perform a desired medical function, is implanted in the living tissue of a patient so that a desired function may be carried out as needed for the benefit of the patient. Numerous examples of implantable medical devices are known in the art, ranging from impla:ntable pacemakers, cochlear stimulators, muscle stimulators, glucose sensors, and the like.
.. . , v .. i r~~nl..o- .. . n.d.,. L...e.~..""w.. ,F, a 5Q267-~3 la Some implantable medical devices are configured to perform the sensing function, i.e., to sense a particular parameter, e.g., the amount of a specified substance in the blood or tissue of the patient, and to generate an electz~ical signal indicative of the quantity or concentration level of the substance sensed. Such electrical signal is then coupled to a suitable controller, which may or may not be implantable, and the controller responds to the sensed information in a way to enable the medical device to perform its intended function, e.g., to display and/or record the measurement of the sensed substance. An example of an implantable a v ,. ., .s w medical device that performs the sensing function is shown, e.g., in U.S. Patent No. 4,671,288.
As medical devices have become more useful and numerous in recent years, there is a continual need to provide very low power sensors that may be connected to, or incorporated within, such devices so that the desired function of the device can be carried out without the .
expenditure of large amounts of power (which power, for an implanted device, is usually limited.) Moreover, as the power consumption of many implantable sensors is deliberately designed to be very low, the output signal generated by the sensor (which output signal represents a measure of the parameter or substance being sensed by the sensor) becomes very small (e. g., extremely small amplitude). This small output signal must eventually be converted to a more useful output signal, e.g., an amplified signal, or a digital signal, before it can be used to control the medical device, or be displayed by the medical device. Further, ofttimes the sensor itself is located some distance from the medical device which needs the information measured by the sensor. Hence, the sensor signal must be sent to the medical device over a suitable conductor, or otherwise transmitted to the medical device. Because the sensor output signal is so small, it generally first be amplified, or otherwise converted to a signal in a more usable format (i.e., converted to a digital signal by an analog-to-digital (A/D) converter) before it can be -- reliably sent or transmitted to the medical device.
Unfortunately, such amplification and/or A/D conversion requires additional circuitry, located at the sensor site. Disadvantageously, this additional circuitry located at the sensor (which may be incorporated as part of the sensor, or becomes supplemental circuitry that must be used-with the sensor), not only places additional AMENDEp SHEET
' ; : ~ ..: '.
. .. , power demands on the system, but it also may dramatically increase the circuit complexity, size, and cost of the sensor circuitry. What is needed, therefore, is an extremely low power conversion circuit that converts the very small output signals typically obtained from implantable sensors to a signal format that facilitates the signal's subsequent transmission to and use by the medical device.
The above need is even more acute where more , than one sensor must be used. More than one sensor may be needed, for example, to measure more than one substance or physiological parameter. In other instances, more than one sensor may be needed to measure or sense the same substance or physiological parameter at different locations within the patient's body. Whenever multiple sensors are implanted and are intended to be used in concert to achieve a desired medical function, there is a corresponding need to connect or couple such separate multiple sensors to a single control circuit or common control point. Hence, there is a critical need that the output signal (representing output data) from each sensor be first converted to a format that facilitates transmission of the sensor output signal over a shared data bus or communication channel without compromising the integrity of the data, and that such conversion not consume large, or even moderate, amounts of power.
-- Sum_m__arx, of the Inventi on The present invention addresses the above and other needs by providing a very low power current-to-frequency (I-to-F) converter circuit for use on-site with an implantable sensor that generates a low level analog current or voltage as its output signal.
-AMENDED SHEET
~" . , .
'; ~; , , '...
.,' , .. ., In accordance one aspect of the invention, the analog output signal generated by the sensor comprises a very small analog electrical current, e.g., having a peak magnitude on the order of only about 100 nanoamps, and the converter circuit utilized by the implantable device comprises a low power current-to-frequency converter circuit. Such low power current-to-frequency converter .
circuit includes: (1) an operational amplifier, (2) a first capacitor, (3) a voltage controlled oscillator (VCO), and (4) a charge pump circuit.
The operational amplifier, preferably fabricated from low power N-MOS and P-MOS FET transistors having specific dimensions, has two input terminals and one output terminal. In operation, it differentially amplifies an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal. The first capacitor is connected to one of the input terminals of the operational amplifier, and is used to receive the charge provided by the input electrical current. The VCO
circuit has a voltage-control input terminal and a VCO
output terminal, and the voltage-control input terminal is connected to the output terminal of the operational amplifier. The VCO, as is known in the art, includes means for generating a VCO signal having a frequency that varies as a function of the magnitude of a control voltage applied to the voltage-control input.
In operation, the charge-pump circuit is coupled to the first capacitor of the operational amplifier and pumps a discrete charge off of the first capacitor under control of the frequency of the VCO
signal. An electrical current applied to the first capacitor, e.g., from the output of the sensor, tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, AMENDED SHEET
... , , . "
::
~ .", , ... ...
v t 1 ~ v ~ .
CIRCUIT FOR USE IN IMPLANTABLE SENSORS
Field of the Invention The present invention relates to implantable medical devices, and more particularly to a very-low power current-to-frequency converter circuit that may be used within an implantable sensor to convert a small analog current, generated by the sensor as a result of having sensed a specified parameter or substance, to a variable frequency pulse train signal. A count or the pulses of the pulse train may then be made to provide an accurate digital measure of the small analog current generated from the sensor.
T1 ... ~ .-. ... T a.1-Related and relevant prior art include: European Patenl~ Application No. 95301344.8 filed 02.03.95; inventor Tadashi Nukui (Toshiba Corp., Japan); Applicant Kaisha Toshiba, Tokyo, Japan; and U.S. Patent No. 4,349,769 filed 21.06.1979 (PCT), inventor Guy Willoteaux, Assignee: Societe Francaise d'Equipements pour Navigation Aerienne, Villa~~oublay, France.
Ba- ckg.round of the Invention In the implantable medical device field, a medical device, configured to perform a desired medical function, is implanted in the living tissue of a patient so that a desired function may be carried out as needed for the benefit of the patient. Numerous examples of implantable medical devices are known in the art, ranging from impla:ntable pacemakers, cochlear stimulators, muscle stimulators, glucose sensors, and the like.
.. . , v .. i r~~nl..o- .. . n.d.,. L...e.~..""w.. ,F, a 5Q267-~3 la Some implantable medical devices are configured to perform the sensing function, i.e., to sense a particular parameter, e.g., the amount of a specified substance in the blood or tissue of the patient, and to generate an electz~ical signal indicative of the quantity or concentration level of the substance sensed. Such electrical signal is then coupled to a suitable controller, which may or may not be implantable, and the controller responds to the sensed information in a way to enable the medical device to perform its intended function, e.g., to display and/or record the measurement of the sensed substance. An example of an implantable a v ,. ., .s w medical device that performs the sensing function is shown, e.g., in U.S. Patent No. 4,671,288.
As medical devices have become more useful and numerous in recent years, there is a continual need to provide very low power sensors that may be connected to, or incorporated within, such devices so that the desired function of the device can be carried out without the .
expenditure of large amounts of power (which power, for an implanted device, is usually limited.) Moreover, as the power consumption of many implantable sensors is deliberately designed to be very low, the output signal generated by the sensor (which output signal represents a measure of the parameter or substance being sensed by the sensor) becomes very small (e. g., extremely small amplitude). This small output signal must eventually be converted to a more useful output signal, e.g., an amplified signal, or a digital signal, before it can be used to control the medical device, or be displayed by the medical device. Further, ofttimes the sensor itself is located some distance from the medical device which needs the information measured by the sensor. Hence, the sensor signal must be sent to the medical device over a suitable conductor, or otherwise transmitted to the medical device. Because the sensor output signal is so small, it generally first be amplified, or otherwise converted to a signal in a more usable format (i.e., converted to a digital signal by an analog-to-digital (A/D) converter) before it can be -- reliably sent or transmitted to the medical device.
Unfortunately, such amplification and/or A/D conversion requires additional circuitry, located at the sensor site. Disadvantageously, this additional circuitry located at the sensor (which may be incorporated as part of the sensor, or becomes supplemental circuitry that must be used-with the sensor), not only places additional AMENDEp SHEET
' ; : ~ ..: '.
. .. , power demands on the system, but it also may dramatically increase the circuit complexity, size, and cost of the sensor circuitry. What is needed, therefore, is an extremely low power conversion circuit that converts the very small output signals typically obtained from implantable sensors to a signal format that facilitates the signal's subsequent transmission to and use by the medical device.
The above need is even more acute where more , than one sensor must be used. More than one sensor may be needed, for example, to measure more than one substance or physiological parameter. In other instances, more than one sensor may be needed to measure or sense the same substance or physiological parameter at different locations within the patient's body. Whenever multiple sensors are implanted and are intended to be used in concert to achieve a desired medical function, there is a corresponding need to connect or couple such separate multiple sensors to a single control circuit or common control point. Hence, there is a critical need that the output signal (representing output data) from each sensor be first converted to a format that facilitates transmission of the sensor output signal over a shared data bus or communication channel without compromising the integrity of the data, and that such conversion not consume large, or even moderate, amounts of power.
-- Sum_m__arx, of the Inventi on The present invention addresses the above and other needs by providing a very low power current-to-frequency (I-to-F) converter circuit for use on-site with an implantable sensor that generates a low level analog current or voltage as its output signal.
-AMENDED SHEET
~" . , .
'; ~; , , '...
.,' , .. ., In accordance one aspect of the invention, the analog output signal generated by the sensor comprises a very small analog electrical current, e.g., having a peak magnitude on the order of only about 100 nanoamps, and the converter circuit utilized by the implantable device comprises a low power current-to-frequency converter circuit. Such low power current-to-frequency converter .
circuit includes: (1) an operational amplifier, (2) a first capacitor, (3) a voltage controlled oscillator (VCO), and (4) a charge pump circuit.
The operational amplifier, preferably fabricated from low power N-MOS and P-MOS FET transistors having specific dimensions, has two input terminals and one output terminal. In operation, it differentially amplifies an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal. The first capacitor is connected to one of the input terminals of the operational amplifier, and is used to receive the charge provided by the input electrical current. The VCO
circuit has a voltage-control input terminal and a VCO
output terminal, and the voltage-control input terminal is connected to the output terminal of the operational amplifier. The VCO, as is known in the art, includes means for generating a VCO signal having a frequency that varies as a function of the magnitude of a control voltage applied to the voltage-control input.
In operation, the charge-pump circuit is coupled to the first capacitor of the operational amplifier and pumps a discrete charge off of the first capacitor under control of the frequency of the VCO
signal. An electrical current applied to the first capacitor, e.g., from the output of the sensor, tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, AMENDED SHEET
... , , . "
::
~ .", , ... ...
v t 1 ~ v ~ .
which charge tends to increase the output voltage of the operational amplifier so as to increase the frequency of the VCO signal. This increased VCO frequency, in turn, causes the charge to be pumped off of the first capacitor at an increased rate. The operational amplifier thereby forces the frequency of the VCO signal to whatever rate is needed to maintain the charge on the first capacitor at essentially zero. In this manner, the frequency of the VCO signal varies as a function of the magnitude of the electrical current applied to the first capacitor.
Advantageously, in a preferred embodiment, the operational amplifier, VCO and charge pump circuit all operate using just one supply voltage having a first terminal V+, and a second terminal V- (which two terminals may sometimes be referred to as simply V and "ground"). The first capacitor is connected between a first input terminal of the operational amplifier and V-, and a second input terminal of the operational amplifier is also connected to V-. Using one supply voltage in this manner keeps the power consumption of the current-to-frequency converter very low. For example, in a preferred design, the low power current-to-frequency converter circuit consumes less than about 600 nanoamps (na) of current.
In accordance with yet another aspect of the invention, the I-to-F converter circuit may be included within the hermetically-sealed part of an implantable sensor that includes both a non-hermetically sealed part -- (containing, e.g., electrodes, connection terminals, and/or sensor materials that must be in contact with body fluids or tissue) and an hermetically sealed part (containing electrical circuitry to manage, monitor and/or control the non-hermetically sealed part). A
first pair of terminals is included as part of the non-hermetically sealed part and functions as the AMENDED SHEET
~ e, ".e........,"1 e. L.ln~.nn.e.I.., input/output terminals for connecting the implantable sensor to an implantable medical device over a connection bus that includes just two conductors, one conductor being connected to each terminal. Both operating power and control data are transmitted over the two-conductor bus from the medical device. to the sensor; and sensed data, converted to a suitable form for transmission by the I-to-F converter of the present invention, is transmitted over the same two-conductor bus from the implantable sensor to the medical device. The first pair of terminals (or a second pair of terminals electrically connected to the first pair of terminals), may also function as connection terminals for attaching additional implantable sensors to the connection bus, in daisy-chain fashion, as disclosed in applicant's patent:, U.S. Patent No. 5,999,848 entitled DAISY-CHAINABLE
SENSORS AND STIMULATORS FOR IMPLANTATION IN LIVING TISSUE.
Yet a further aspect of the invention is that the I-to-I~ converter circuit may be realized on a single integrated circuit chip.
According to another aspect of the present invent=ion, there is provided a low power current-to-frequE=_ncy (I/F) converter circuit for use within an implantable sensor device, comprising: an operational amplifier having two input terminals and an output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal; a first capacitor electrically connected to at least one of the input terminals of the operational amplifier; a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output w ..F~-i..~e.al...v.. ....1.H.Ive.~,H..ma...../..,.
5o2s~-3 terminal of the operational amplifier, the VCO including means for generating a frequency output signal Fog having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input; a charge-pump circuit coupled to the first capacitor that pumps a discrete charge' off of said first capacitor under control of the frequency output signal Fo~ generated by the VCO.
According to still another aspect of the present invention, there is provided an implantable sensor comprising: a sensor that generates an analog current as a function of a substance or parameter sensed by the sensor; a current-to-frequency (I/F) converter circuit that converts the analog current generated by the sensor to a frequency signal., Fog, having a frequency that varies as a function of the analog current, said I/F converter circuit comprising:
an operational amplifier having a positive input terminal, a negative input terminal, and an output terminal, the operational amplifier including means for differentially amplii_ying an electrical signal applied between its two input terminals to provide an amplified output signal that appears on its output terminal; a first capacitor connected to one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal connected to the output terminal of the operational amplifier, and a VCO output terminal, the VCO,including means for generating the frequency signal Fog as an output signal of the VCO, the signal Fo,~.r having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input; a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of the first capacitor under control of the frequency of the signal Fog.; wherein an analog electrical current from the sensor applied to the w 1. i i w..vb.,.~... a.1 m n . l.n.m,w....h ~i 7a first capacitor tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output. voltage of the operational amplifier so as to increase the frequency of the signal Fog, which increased frequency causes charge to be pumped off of the first capac:itor at an increased rate, wherein the operational amplifier forces the frequency of the Fog signal to whatever rate .Ls needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of the VCO signal varies as a function of the magnitude of the analog electrical current applied to the first capacitor.
According to yet another aspect of the present invention, there is provided in an impantable medical device, a low power current-to-frequency converter comprising: an operational amplifier having two input terminals and one output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal; a first capacitor connected to one of the input terminals of the operational amplifier; a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output terminal of the operational amplifier, the VCO including means for generating a VCO
signal having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor of the operational amplifier for pumping a discrete charge off of said first capacitor under control of the frequency of said VCO signal; wherein an electrical current applied to the first capacitor tends to cause a charge to accumulate on the . ,. .. , . ." . .,.",.... , M_~ ,".,."~""""..,,, "
502&7-3 7b first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output voltage of the operational amplifier so as to increase the frequency of the VCO signal, which increased VCO frequency causes the charge to be pumped off of the first capacitor at an increased rate, wherein the operational amplifier forces the frequency of the VCO signal to whatever rate is needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of they VCO signal varies as a function of the magnitude of the electrical current applied to the first capacitor.
According to a further aspect of the present invention, there is provided a very low power current-to-frequE:ncy (I-to-F) converter circuit for use within an implantable device, comprising: an amplifier'having two input terminals and an output terminal, the amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal; a first capacitor electrically connected to at least one of the input terminals of the operational amplifier; a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage control input terminal being connected to the output terminal of the amplifier, the VCO including means for generating a frequency output signal Fog, having a frequency that varies as a function of the magnitude of a voltage appliE~d to the voltage control input; a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off o:' said first capacitor under control of the frequency output signal Fog generated by the VCO; logic circuits responsive to the Fog signal to control the charge pump circuit to pump the discrete charge off of the first ~, ,,"~..,..
...~~.,~ ,..,.,."."...,.., 5o2s~-:3 7c capacitor at least once during each cycle of the Fo~
signals; a converter circuit wherein the discrete charge pumped off of the first capacitor at least once during each cycle of the Fog signal comprises a charge no greater than about 10 pico-coulombs; an I-to-F converter circuit wherein the logic circuits generate a clock signal from the Fog signal having a first phase and a second phase, and wherein the charge pump circuit comprises means for generating a reference voltage VREF; a second capacitor; a first set of switches for charging the second capacitor to the specified reference voltage VREF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the VREF that accumulates on the second capacitor during the first phase of the clock means for generating a reference voltage Vggg, signals is pulled off of the first capacitor during the second phase of the clock signal;
wherein the charge pump circuit further includes: a third capacitor; additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage VREF during the second phase of the clock signal.; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the c7_ock signal; whereby the VREF charge that accumulates on the third capacitor during the second phase of the clock signa7_ is pulled off of the first capacitor during the first phase of the clock signal.
It is thus a feature of the present invention to provide a very low power, implantable, current-to-frequency conversion circuit for use within an implantable sensor, e.g., an implantable glucose sensor, that generates a small ...... , .p ~ " i.mlu..m... ~......1."..n....l.wy",M,.,L.a 7d analog electrical current as a function of a sensed physiological parameter or substance.
It is another feature of the invention to provide a very low power, implantable I-to-F converter circuit that accumulates input current (I) on a storage capacitor, generates a control voltage as a function of the charge on the storage capacitor, drives a VCO with the control voltage so as to produce a VCO output signal having a frequency (F) that varies as a function of the control voltage, and pumps a discrete charge off of the first capacitor under control of the frequency of the VCO signal so as to maintain the charge on the first capacitor at approximately zero, thereby converting input current (I) to an output frequency (F).
It is yet another feature of the invention to provide an implantable sensor having a hermetically sealed part and a non-hermetically sealed part, with electrical feedthrough means for making electrical connections between the hermetically sealed part and the non-hermetically sealed part, and with a low power I-to-F converter circuit being included in the hermetically-sealed part.
Brief Description of the Drawings The above and other aspects, features and advantages of the present invention will be more apparent from t:he following more particular description thereof, presented in conjunction with the following drawings wherein:
FIG. 1 is a block diagram that illustrates multiple sensors/stimulators connected together using a two-conduc:tor bus, which two-conductor bus may be connected to a controller;
..F v i.L.wH..v. ...1-r.Lw,lri.ae.."..1.., 7e FIG. 2 schematically illustrates a preferred manner of how a sensor made in accordance with the present invention may be connected with a controller and other sensors in a serial or daisy-chain fashion;
FIG. 3A shows a perspective, partially exploded, view, of a sensor of the type used in the daisy chain of FIG. ~;;
FIG. 3B illustrates a sectional side view of the sensor of FIG. 3A;
FIG. 3C illustrates a sectional top view of the sensor of FIG. 3A;
_ g -FIG. 3D illustrates a sectional end view of the sensor of FIG. 3A;
FIG. 4 depicts an implantable lead that includes a plurality of the sensors of FIGS. 3A-3D;
FIG. 5A is a functional block diagram of a simple daisy-chainable implantable sensor that includes an I-to-F converter circuit in accordance with the present invention;
FIG. 5B is a functional block diagram as in FIG. 5A, but wherein an alternate connection scheme is used for attaching additional sensors;
FIG. 5C is a functional block diagram as in FIG. 5A, but wherein additional circuit functions are provided so that a wide variety of different sensors and a stimulator may be included within the same implantable sensor device, and wherein multiple I-to-F converter circuits are included as part of the device;
FIG. 6 is a timing diagram that illustrates input and output data sent to and received from an implantable sensor of the type shown in FIG. 5A, SB or 5C;
FIG. 7 illustrates a data frame used to communicate with the implantable sensor of the present invention;
FIG. 8 is a timing diagram that illustrates time multiplexed input and output data within a data frame as it appears on the two-conductor bus connecting a plurality of daisy-chainable devices of the type shown in FIG. 5A, 5B or 5C;
FIG. 9 shows a functional block diagram of a I-to-F converter circuit made in accordance with the present invention;
FIG. 10A shows a schematic diagram of the OP
AMP portion of the I-to-F converter circuit shown in FIG.
9; -~tvurr~ sHt~r ., . ."
1 v 1 1 J
o _ . ~ , S ~ , 1 ~ r :J 1 v 1 1 1 1 r ~ 1 FIG. lOB shows a schematic diagram of the VOLTAGE BUFFER and CHARGE PUMP portions of the I-to-F
converter circuit shown in FIG. 9;
FIG. lOC shows a schematic/logic diagram of the VCO portion of the I-to-F converter circuit shown in FIG. 9; and FIG. lOD shows a timing waveform diagram .
associated with the operation of the VCO circuit of FIG. 10C. ' Corresponding reference characters indicate corresponding components throughout the several views of the drawings; and a generic reference to "FIG. 3", "FIG. 5" or "FIG. 10" refers respectively to all of the figures associated with that number, i.e., a generic reference to "FIG. 3" refers to all of FIGS. 3A, 3B, 3C
and 3D; a generic reference to "FIG. 5" refers to all of FIGS. 5A, 5B and 5C; and a generic reference to "FIG. 10"
refers to FIGS. 10A, 10B, lOC and 10D.
Q '"''?d Description of the Invention The following description is of the best mode presently contemplated for carrying out the invention.
This description is not to be taken in a limiting sense, but is made merely for the purpose of describing the general principles of the invention. The scope of the invention should be determined with reference to the claims.
The present invention relates to a very low power current-to-frequency (I-to-F) converter circuit, described more fully below in connection with FIGS. 9-10.
It is the purpose of the I-to-F converter circuit to convert an analog input signal, i.e., a very low amplitude electrical current, to a variable frequency output signal. Such output signal has a frequency that ~~~~Ft7 SHEET
. y "N~rv. .n,4"Im,.n.,~.. rv,.."~..n i....J.HrvW r.~..,.1~,.~.
502&7-3 varie:~ as a function of the magnitude of the analog input current.
The T-to-F converter circuit provided by the present invention is especially well suited for use within 5 an implantable sensor of the type described in connection with FIGS. 1-8. It is to be understood, however, that the invention is not limited to use only within sensors of the type described in connection within FIGS. 1-8; rather the sensors and sensors systems of the type described in 10 connection with FIGS. 1-8 merely represent the best mode currently contemplated for using an I-to-F converter circuit within an implant~ble sensor. Because a thorough understanding of such sensors should not be necessary to appreciate and understand the salient features of the I-to-F
converter circuit described herein, but because a general understanding of such sensors may help provide useful background information to one way the invention may be used, only a cursory explanation of FIGS. 1-8 will be provided herein. A more thorough description of each of FIGS. 1-8 may be found in applicant's patent, U.S. Patent No.
5,999,848 entitled DAISY-CHAINABLE SENSORS AND STIMULATORS
FOR IMPLANTATION IN LIVING TISSUE.
Turning then, first to FIG. 1, there is shown a block diagram that illustrates multiple sensors 12a, 12b, ...12n, or other implantable devices, connected together, as well as a controller (not shown in FIG. 1? using just two common conductors 14 and 16. The two conductors 14 and 16, commonly referred to as a two-conductor connection "bus", provide a common signal and return for data signals and power signals that are sent from the controller to the devices 12a, 12b, ...12n, as well as a common signal and return path for data signals.
transmitted from the devices 12a, 12b, ... 12n, to the controller.
FIG. 2 schematically illustrates how an implantable sensor/stimulator 18a be connected with a remote controller 20 and other implantable devices 18b, ... 18n, in a serial or daisy-chain fashion. As seen in FIG. 2, the device 18a is connected to the controller 20 by two conductors 14' and 16' of the connection bus, which are attached to a first pair of pads or terminals , 13 and 15 along a proximal side (i.e, the side closest to the controller 20) of the device 18a. Another pair of pads or terminals 17 and 19 are located along a distal side (i.e., the side farthest from the controller 20) of the device 18a. The distal pad 17 is electrically connected to the proximal pad 13 through the circuitry 21 located on the device 18a. Similarly, the distal pad 19 is electrically connected to the proximal pad 15 through the circuitry 21 included within the device 18a. Two additional conductors 14" and 16" are then used to connect the distal pads 17 and 19 of the device 18a to corresponding proximal pads 13' and 15' of the next device 18b connected in the daisy chain. In this manner, as many devices as desired may be serially connected to the controlled 20 using just two conductors.
There exist many different applications for the daisy-chainable sensors 12 or 18 illustrated in FIGS. 1 or 2. Generally, where the sensor 12 or 18 is implanted, it is designed to sense one or more body parameters or -- substances found in body tissue or fluids, e.g., glucose level, blood pH, OZ, temperature, or the like. Such measurements can provide valuable information regarding the condition and status of the patient.
Turning next to FIGS. 3A, 3B, 3C and 3D, there are shown, respectively, a perspective exploded view (FIG. 3A), a -side view (FIG. 3B), a top view (FIG. 3C), AMENDED SHEET
..... , _, . ..~..,~,.. ....,.....,........,.., sensor device 30 of a type suited for use with the present invention. As seen best in FIG. 3A, the sensor device 30 typically includes a carrier or substrate 36 on which an integrated circuit (IC) 38 and other components, such as a capacitor 40, are mounted. In some embodiments, it should be noted that the carrier or substrate 36 may actually comprise the substrate on which the IC 38 is fabricated; but for purposes of the explanation which follows, it is assumed that a separate substrate or carrier 36 is employed with various circuit elements mounted thereon to form a hybrid circuit. The carrier or substrate has conductive patterns etched or otherwise deposited thereon to interconnect the capacitor 40, and any other components to form a hybrid circuit which carries out the desired sensing (or other) function.
All of the components of the hybrid circuit are hermetically sealed within a cavity formed by a lid or cover 42 which is bonded to the substrate 36. Proximal pads or terminals 13 and 15, as well as distal pads or terminals 17 and 1!~, remain outside of the hermetically sealed part of the hybrid circuit. These proximal and distal pads, however, are electrically connected to the circuitry within the hermetically sealed part through suitable feedthrough connections. One manner of making such feedthrough connection is to use a feedthrough connection that passes through the carrier or substrate in the stair-step manner (including both vertical and horizontal segments) disclosed in applicant's patent, U.S. Patent No. 5,750,926, entitled Hermetically Sealed Electrical Feedthrough For Use With Implantable Electronic Devices.
On the side of the carrier or substrate opposite the hybrid electrical circuitry, a suitable electrochemical sensor 44, or other desired type of sensor or stimulator, . . . ." .."...,. ...~,.,..,.,.......~,...
may be formed or located. A type of electrochemical sensor that may be used, for example, is the enzyme electrode sensor described in U.S. Patent No. 5,497,772 and in particular, in FIGS. 2A, 2B, 2C, 3, 4A and 4B of that patent .
For purposes of the present invention, the precise nature of the sensor 44, or other implantable element used within the device 30, is not critical. All that matters is that the sensor or other element be implantable, and that it provide a desired function, e.g., sense a certain type of parameter of substance, or generate a certain type of signal, in response to an appropriate control signal or signals.
Signal communication between the hybrid circuit side of the substrate or carrier 36 (which is the top side as the device 30 is oriented in FIG. 3B or FIG. 3D, and which top side includes the hermetically-sealed portion of the device) and the sensor side of the device 30 (which is the bottom side as shown in FIG. 3B or 3D) is achieved by way of appropriate hermetically-sealed feedthroughs that pass step-wise from the hybrid (top) side of the device 30 through the substrate or carrier, e.9., in the manner set forth in the above-referenced '926 patent.
The configuration illustrated in FIG. 2 is especially well-suited where several of the implantable devices are to be daisy-chained together to form a single lead :32, as shown in FIG. 4. As seen in FIG. 4, three sensor-type devices 30a, 30b, and 30c are connected together via lead segments 46a, 46b, and 46c. Each of the lead segments 46a, 46b, and 46c, contain two conductors 14, 16, and may be constructed in any suitable manner, e.g., with the two conductors being spirally wound within the lead segments, and with the spiral windings being encased or covered within a sheath of silicone rubber, as is known in the lead art. A distal cap 34 covers the distal pads of the end, or most-distal, device 30c of the lead 32. -The low power current-to-frequency converter circuit of the present invention may be included as part of the electrical circuitry contained within or included as a part of what is referred to above as the "hybrid circuit portion" of the implantable device 30. In general, such electrical circuitry allows the implantable device 30 to be daisy chained with other similar implantable devices, while still allowing each individual device to be individually addressed, controlled and monitored from a single controller 20. In particular, the I-to-F converter circuit of the present invention converts low level analog signals obtained from the sensor 44, or elsewhere, to be converted to a frequency, which frequency can then be easily counted over a fixed time period to create a digital signal representative of the sensor's analog output. Such digital signal can thereafter be more reliably transmitted over the two-conductor bus to the controller 20.
The circuitry included within the hermetically--- sealed portion of the device 30 may take many and varied forms. FIGS. 5A, 5B and 5C show three such variations.
FIG. 5A, for example, is a functional block diagram of a basic configuration of control/interface circuitry 50 for use with a sensor 52. The dotted line 54 represents an hermetic seal that hermetically seals the circuitry 50 and all but a-portion of the sensor 52. The input pads Ah1ENDEi7 SHEET
,...... r, ~.".H I i.Y,oNna.",.., n..,.,~1 ul.n*N~rw..:.*. ~.~
13 and 15, as well as the output pads 17 and 19, are not hermetically sealed, thereby allowing these pads to be readily connected to the two conductors 14 and 16 (FIG. 1) from i~he controller 20.
5 As seen in FIG. 5A, pads 13 and 15 are connected to respective conductive traces, labeled LINE 1 (IN) and LINE 2 (IN), representing the two conductors of the two-conductor bus that connects the device 30 to its controller 20, or_ to other devices. Each of the LINE 1 and LINE 2 10 conductive traces passes through respective feedthroughs 53 and 55 into the hermetically-sealed portion of the circuitry 50. Pads 17 and 19, on the other side of the circuit, are likewise connected to respective conductive traces, labeled LINE .L (OUT) and LINE 2 (OUT), and each of these conductive 15 traces passes through respective feedthroughs 57 and 59 into the hermetically-sealed portion 54 of the circuitry 50.
Inside the hermetically-sealed portion, LINE 1 (IN) connects with LINE 1 (OUT) via conductive trace 56, and LINE 2 (IN) connects with LINE 2 (OUT) via conductive trace 58. In this manner, pad 13 is electrically connected with pad 17 via trace 56 which passes through the hermetically sealed portion 54 between feedthroughs 53 and 57. This interconnection of pad 13, trace 56 and pad 57 is referred to hereafter simply as LINE 1. Similarly, pad 15 is electrically connected with pad 19 via trace 58, which trace also passes through the hermetically-sealed portion 54 between feedthroughs 55 and 59. This interconnection is referred to hereafter as LINE 2.
As seen in FIG. 5A, a power rectifier circuit 60 is connected between LINE 1 and LINE 2. This circuit extracts and rectifies any signal pulses found on LINE 1 and LINE 2 and produces an operating voltage, +V and -V, for powering the circuitry 50. Such rectification is not a so2s~-3 trivial task given the low level signals which are generally present on LINE 1 and LINE 2. Details of such circuitry may be found in applicant's patent, U.S. Patent No. 5,999,849 entitled A LOW POWER RECTIFIER CIRCUIT FOR IMPLANTABLE
DEVICES.
A line interface circuit 62 also is connected between LINE 1 and LINE 2. The circuit 62 functions as an interface between the circuitry 50 and LINE 1 and LINE 2.
To this end, the interface circuit 50 receives incoming data pulses present on LINE 1/LINE 2 and generates a DATA-IN
signal on line 64 therefrom. The interface circuit 62 furtha_r generates a clock (CLK) signal on line 66 that is synchronized with the incoming data signals. The interface circuit 50 also receives digital output data, DATA OUT, from a counter circuit 68, and converts this output data to an appropriate format prior to placing the output data back on LINE 1/LINE 2. One type of line interface circuit 62 that may by used with the circuitry 50 is illustrated in the schematic diagram shown and explained below in conjunction with FIG. 9.
Still referring to FIG. 5A, the sensor 52 may be any suitable sensor adapted to sense a desired condition, parameter, or substance present (or absent) in the implantable tissue within which the device 30 is implanted.
For example, the sensor 52 may comprise a glucose sensor that generates an output analog current, I, appearing on line 69, having a magnitude that varies as a function of the sensed glucose.
As a practical matter, regardless of the type caf sensor 52 that is employed, it will usually generate either an analog output voltage or an analog output current as a function of the concentration, magnitude, sensed. Such analog current or voltage may then be converted, using an appropriate converter circuit 70, to a frequency signal, appearing on line 72. Typically, the frequency signal on line 72 comprises a train of pulses having a frequency (or repetition rate) that varies as a function of the input voltage or current. In FIG. 5A, for example, it is assumed that the sensor 52 generates an output current I, and that the converter circuit 70 comprises a current-to-frequency (I-to-F) converter circuit, generating an output pulse train on line 72 that has a frequency which varies as the magnitude of the current I varies. It is this I-to-F converter circuit 70, or an equivalent converter circuit, that comprises the subject matter of the present invention.
Once a pulse train 72, or other ac signal, is generated having a frequency which varies as a function of the parameter being sensed by the sensor 52, such signal is applied to a counter circuit 68. (Note, as a shorthand notation used in this application, a signal appearing on signal line having a given reference number may be referred to as the signal having such given reference number, i.e., the signal appearing on signal line 72 may simply be referred to as "signal 72".) The counter circuit simply counts the number of pulses present in the signal 72 over a prescribed period of time, e.g., a fixed time window of 1 second, thereby providing a measure of the frequency of the signal 72.
In this manner, by resetting the counter 68 at the beginning of each measurement period, the count held in the counter at the end of the measurement period provides a signal representative of the frequency of the signal 72. Such count signal, for the basic embodiment shown in FIG. 5A, may thus serve as the output data signal, DATA
OUT, that is sent to the line interface circuit 62 over signal line 74.
AMENDED SHE
" . _ . ,., <.~..". _~.,~.»"".~..~.,."
Control of the counter 68, i.e., resetting the counter and/or stopping the counter after a prescribed measurement period, is controlled by control logic 76. In a simple embodiment, the measurement period may be a fixed time period. In other embodiments, the measurement period may be set by input data received over signal line 64 from the line interface circuit 62. The clock signal 66 may be used as a measure of elapsed time, as well as to coordinate when the counter 68 sends its DATA OUT signal 74 to the line interface circuit 62.
As needed, a voltage generator circuit 78 generates a reference voltage VREF and one or more bias signal (s) , VBIAS that are used by the current-to-frequency (I-to-F) converter circuit 70 as it performs its function of converting the analog current signal 69 to a frequency signal 72, as explained more fully below in connection with FIGS. 9 and 10.
In a similar manner, one or more I-to-F converter circuits may be used within the devices illustrated in FIGS. 5B and 5C, as described in the above-referenced '848 patent.
Turning back momentarily to FIG. 2, where a plurality of itnplantable, daisy-chainable sensors 18a, 18b, ...18n are shown connected in tandem, a preferred manner of operation is for the controller 20 to provide operating power to, as well as to individually address and send data to and receive data from, each of the devices 18 that are connected thereto over the two-conductor bus made up of the conductors 14 and 16. One manner in which such powering and individual addressing is done is as shown in connection with FIGS. 6, 7 and 8. FIG. 6 illustrates, for example, a timing 18a diagram that shows a preferred relationship between input data (top waveform) sent to the implantable devices and output data (bottom waveform) received from the implantable devices, as such data appears on the two LINE 1/LINE 2 conductors that connect all of the devices together. As seen in FIG. 6, the preferred form for the input data is biphasic pulses. Each biphasic pulses comprises a first current pulse of a first polarity, followed by a second current pulse of the same magnitude of the opposite polarity.
Thus, the net current for each biphasic pulse is preferably zero, with the positive current pulse effectively balancing out the negative current pulse.
The typical widths of the current pulses are from 1 to 100 microseconds (sec), with the magnitude of each current pulse typically ranging from 10 to 1000 microamps. A binary or logical "1" is represented by a biphasic pulse of one phase, e.g., a positive current pulse followed by a negative current pulse; while a binary or logical "0" is represented by a biphasic pulse of the opposite phase, e.g., a negative pulse followed by a positive pulse. Thus, as shown in FIG. 6, a binary "1"
may be represented as a positive current pulse followed by a negative current pulse, while a binary "0" is represented by a negative current pulse followed by a positive current pulse.
As also seen in FIG. 6, the preferred form for the output data is also a biphasic pulse, amplitude modulated (or preferably ON/OFF modulated) as a function -- of whether the output data is a binary "1" or "0". In a preferred embodiment, the peak amplitude of the output data pulse for a binary "1" is IP, while the peak amplitude of the output data pulse for a binary "0" is zero. Thus, in this preferred ON/OFF modulation scheme, the presence of an output data pulse represents a binary "1" and the absence of~an output data pulse represents a binary "0". Output data pulses are inserted in the data A'yREVDcD SHr.ET
... r".....M v e,y~,.r.~... n..r..l i. n..A.*n*"w--.,l,.rr ' ' 50267-3 stream appearing on the LINE 1/LINE 2 conductors pulses at a specified time T2 from the input data pulse so as to fall between the input data pulses, in a time-division multiplexed manner. Although the preferred form of the 5 output data pulses is a biphasic pulse (to achieve current balancing), it is noted that in some instances a monophasic pulse at time T2 (and with amplitude of IP or zero) may be used.
As shown in FIGS. 7 and 8, the input data sent 10 over the LINE 1/LINE 2 conductors by the controller is divided into data frames of length T3. Within each data frame, N bits of data are found, where N is an integer typically ranging from 8 to 64. A representative assignment of the data bits includes in the data frame is illustrated 15 in FIG. 7.
Because the input data comprises biphasic pulses that occur at a regular interval or rate (e.g., every T1 seconds), the energy contained in such pulses may be utilized to provide the operating power for the circuits 20 contained within the device 50". Such is accomplished using the rectifier circuit 60, 60' or 60" (FIGS. 5A, 5B or 5C).
The input and output data pulses of the type shown in FIGS. 6 and 8 are generated by the line interface circuit 62, 62' or 62" (FIGS. 5A, 5B or 5C). Schematic diagram of a preferred line interface circuit is described in the above-referenced '848 patent. See particularly FIG. 9 of the referenced patent and its accompanying text.
With reference next to FIG. 9, there is shown a block diagram of a low power current-to-frequency converter circuit 150 made in accordance with the present invention. As seen in FIG. 9, the current-to-frequency converter 150 includes four main functional elements.
These four main functional elements include: (1) an operational amplifier 152 having a positive input terminal 153a and a negative input terminal 153b, and an output terminal 154; (2) a capacitor C4 connected to the positive input terminal 153a of the operational amplifier 152; (3) a voltage controlled oscillator (VCO) circuit 156 having a voltage-control input terminal and a VCO
output terminal, the VCO input terminal being connected to the output terminal 154 of the operational amplifier 154, and the VCO output terminal providing a variable frequency output signal Four; and (4) a charge-pump circuit 158 coupled to capacitor C4 (i.e., also connected to positive input terminal 153a of the operational amplifier 152.
In operation, the analog input signal, IIN, charges up the capacitor C4. The amount of charge accumulated by capacitor C4 is a function of the magnitude of the input current IjN, which input current reflects a measure of the parameter or other condition being sensed by the sensor or otherwise monitored from within the implantable device 30. The charge pump circuit 158 pumps a discrete charge (i.e., a fixed number - 25 of coulombs) off of capacitor C4 during each cycle of the Four signal generated by the VCO 156. The operational amplifier 152 differentially amplifies an electrical signal applied between its two input terminals 153a and w- 153b to produce an amplified output signal on its output terminal 154. Because, the negative input terminal 153b is grounded, the differential input signal applied to the operational amplifier 152 is effectively the amount of charge, or voltage, that has accumulated on the capacitor C4. Thus, the amplified output signal from the operational.~mplifier 152 comprises a voltage that varies AMENDED SHEET
as a function of the input current I,N. This amplified output signal is applied to the VCO 156 as a control voltage, causing the frequency output signal, Four, of the VCO to have a frequency that varies as a function of the input current, IIN
The output frequency signal from the VCO, Four, besides being available as an variable frequency output signal Four that can be counted over a fixed period of time (as described above in connection with FIG. 5A), is also applied to the charge pump circuit 158. This output frequency signal Four tYPically comprises a pulse train, the frequency of which varies as a function of the magnitude of a voltage applied to the voltage-control input. For each pulse of the variable frequency pulse train Four, the charge pump circuit 158 pumps a discrete charge off of the capacitor C4. Thus, it is seen that the input current IIN causes a charge to accumulate on capacitor C4, which charge tends to increase the output voltage of the operational amplifier 152 so as to increase the frequency of the Four output signal. This increased frequency, in turn, causes the charge that is pumped off of the capacitor C4 to increase (or to occur at an increased rate). The net result is that the operational amplifier 152, by amplifying the charge accumulated on capacitor C4 in this manner, forces the frequency of the Four signal to whatever rate is needed to maintain the net charge on the capacitor C4 at essentially zero. As a result, the frequency of the Four signal varies as a function of the magnitude of the electrical current IIN applied to the capacitor C4, and the desired current-to-frequency (I-to-F) conversion is thus achieved.
As needed, and as explained more fully below in connection with FIG. 10, a voltage buffer circuit 160 may be employed ~ part of the I-to-F conversion circuit 150 ~M~~Dcu JhEt!
of FIG. 9 to produce a stable and isolated reference voltage VR~F, which reference voltage is used by the charge pump circuit 158 as it performs its charge pumping function.
While less elaborate I-to-F converter circuits than the circuit 150 of FIG. 9 could and have been devised by those of skill in the art, the advantageous feature of the I-to-F circuit 150 of FIG. 9 is that it can be configured, using low power FET transistors, to operate so as to consume very little power. Such a low power configuration is shown and described below in connection with FIGS. 10A, 10B, lOC and 10D.
Turning next, then, to FIGS. 10A, 10B, 10C, and 10D, schematic and/or logic diagrams of a preferred low power I-to-F converter circuit made in accordance with the best mode presently contemplated for practicing the invention is illustrated. The I-to-F converter circuit 150 is preferably realized using a miniature integrated circuit (IC), configured, e.g., with specific combinations of N-channel and P-channel field effect transistors (FETs), denoted as "N-FET" and "P-FET"
transistors, formed on a common substrate, and specifically designed for low power consumption. The preferred sizes (length and width) of each of the relevant N-FET or P-FET transistors are listed in Table 1, along with other component values of interest.
The N-FET and P-FET dimensions shown in Table 1 relate to the relative size of each transistor as it is formed on the IC substrate. More particularly, an N-FET, for example, having a size of "5/10" means that the width of the source to drain channel is 5 microns (where "micron"
means one micrometer, also written as 1 Vim, or 1x10-6 meters), and the length of the channel is 10 microns.
AMENDEp S~1~ET
This type of characterization (by dimension or size) of the various N-FET and P-FET transistors used within an IC
is known and understood by those of skill in the semiconductor processing art. Advantageously, by selectively controlling the size (dimensions) of such transistors during the IC processing steps, the performance of the FET transistors can be controlled or tailored for the specific design for which the transistor is used. Thus a relatively "long" N-FET, having a size of, e.g., 5/10, may exhibit a higher turn-on resistance (and hence a slower turn on time) than would, e.g., a relatively "short" N-FET, having a size of 4/4.
Transistor or Component Ref. Type Dimensions/Size M1 NFET 2.4/10 M2 NFET 4/1.2 M3 NFET 2.4/10 M4 NFET 4/1.2 M5 NFET 2.4/10 M6 NFET 4/1.2 M7 NFET 4/1.2 M8 NFET 4/1.2 M9 (not used) -- --M15 PFET 2.4/2 AMENDED SHEET
. ;. .
Transistor or Component Ref. Type Dimensions/Size M17 NFET 4/1.2 M18 PFET 2.4/2 M20 NFET 4/1.2 .
M21 PFET 2.4/4 M23 PFET 4/1.2 M24 PFET 2.4/1.2 M25 PFET 2.4/4 M27 PFET 4/1.2 M28 PFET 2.4/1.2 M29 PFET 4/1.2 M30 NFET 4/1.2 M31 PFET 4/1.2 M32 NFET 4/1.2 M33 NFET 4/1.2 C1 CAPACITOR 5pF
C2 CAPACITOR 5pF
C3 CAPACITOR 40pF
C4 ~ CAPACITOR 50pF
~
In general, as is known in the art, a FET
transistor has three terminals, a "source", a "drain" and a "gate". The voltage applied to the gate terminal AMtNBFD S!~FFT
controls the conductivity of the semiconductor channel that connects the source and drain terminals. By controlling the conductivity of the source-drain channel, the amount of current that flows through the channel can be controlled, from zero current to a maximum current (determined by the ON resistance and the available voltage drop across the channel). A common use for a FET
transistor is as a switch. When used as a switch, the resistance of the source-drain channel, as controlled by the voltage applied to the gate terminal, is either very low (the FET switch is ON) or very high (the FET switch is OFF). For the types of FETs used in the circuits of FIGS. 10A, lOB and 10C, a high voltage applied to the gate of a P-FET tends to turn the P-FET "OFF"; whereas a high voltage applied to the gate of an N-FET tends to turn the N-FET "ON". In FIGS. 10A, 10B, and 10C, an N-FET is depicted in classical FET form, i.e., appearing generally as a forward or backwards block letter "C", made up of three segments, with one end of one segment of the "C" comprising the "source", and with one end of another segment of the "C" (which end is marked with a heavy dot nearby) comprising the "drain". The "gate" is depicted as a short line that is parallel to, but not touching, the middle segment of the "C". A P-FET is depicted the same as an N-FET except that a diagonal line is drawn through the "C".
A preferred operational amplifier (OP AMP) 152 is shown schematically in FIG. 10A. P-FET M10 is biased by a external voltage reference signal BIASP so as to form a constant current source of a few nanoamps to a differential pair of transistors M11 and M12. So long as the gate voltage applied to each of the differential pair M11 and M12 is equal, the current from the current source M10 is equally split between M11 and M12. N-FETs M13 and M14 provide a current mirror, which functions as a load AMENDED SHEET
for the differential pair M11 and M12. In the operation of a current mirror, an M13 pull-up current is mirrored by an M14 pull-down current, and vice-versa. Thus, the output (the drain of M12 and M14) pulls up or down depending upon the input. The gate terminal of M11 is connected to one side of a storage capacitor C4. The other side of the capacitor C4 is grounded (connected to V-). The gate terminal of M12 is connected to ground (V-). The input terminal of the OP AMP 152 comprises the gate of M11. Hence, any input current, IIN, that flows into the OP AMP, begins to charge up C4, causing a voltage to appear at the gate of M11 that is different than the voltage applied to the gate of M12. Because transistor M11 is a P-FET transistor, a higher gate voltage (as would occur when an input current IIN starts to charge capacitor C4) tends to turn M11 OFF (increases its resistance). This increase in resistance, in turn, causes the constant current from the current source M10 to be unevenly split between the two M11/M12 paths. More particularly, an increase in the input voltage applied to the gate of M11 (caused by applying an input current IIN
so as to charge up the capacitor C4) causes an increased current to flow through the M12 leg of the OP AMP, thereby causing the output voltage, VouT (which is the voltage at the drain of M12), on signal line 154, as measured relative to ground (V-), to increase. By properly selecting the transistor dimensions and operating conditions, the "gain" of the OP AMP (where -- "gain" is defined, for purposes of the OP AMP shown in FIG. 10A, as the ratio of VouT/VIN, where VIN is the voltage developed on the capacitor C4 by the current IIN) can thus be made sufficiently large, on the order of 100, to support the desired overall operation of the I-to-F
circuit.
AMENDED SHEET
With the inputs of the M11/M12 differential pair being maintained at or near zero, and with the combination of the threshold BIASP plus the voltage applied to the body (or substrate) of the P-FETS (which is typically V+, or about 3 volts), the output voltage Vour of the OP AMP 152 may swing from near ground (V-) to about 1.5 volts. A capacitor C3 is connected between the output terminal of the OP AMP (drain of M12) and filters this output voltage to a desired extent.
The output voltage VouT from the OP AMP 152 (FIG. 10A), on signal line 154, is applied to the control voltage input of the VCO 156. A schematic/logic diagram of a preferred low power VCO is illustrated in FIG. 10C, and a timing waveform diagram that illustrates the basic operation of the VCO 156 is shown in FIG. 10D. For simplicity, gates 162 through 174 included in the low power VCO of FIG. lOC (which are configured as a cross-coupled latch with active-high inputs) are shown in logic diagram form. It is to be understood, however, that such gates are preferably configured using additional N-FET
and P-FET transistors, as is known in the art.
The operation of the VCO is best understood by considering what happens just after the output of gate 172 (identified in FIG. lOC and lOD as CLKB) goes high.
This turns off M15 and allows the drain of M15 (which is the same point as the drain of M16) to ramp toward ground ' (V-), as seen in FIG. 10D. The slope of the ramp depends on the capacitance on the drain node and on the drain current (and hence gate voltage) of M16. When the drain voltage of M15/M16 ramps down to about one threshold below V+, P-FET M21 turns ON, causing an input of gate 164 to go positive over signal line 176 (FIG. 10C). As the logic threshold of gate 164 is reached, the output of gate 164 goes low, turning on M24 (via signal line 178). This-action provides hysteresis by reinforcing the AMENDED SNEET
high-going signal at the input of gate 164 (via signal line 176). A short time later, the output of gate 164 reaches the logic threshold of gate 170, and the latch (i.e., the cross-coupled latch with active-high inputs made up of gates 162-172) flips state.
Once the state of the cross-coupled latch has switched, the output of gate 172 goes low, and the output of gate 168 (CLKA) goes high, and the sequence repeats, but with M18, M25, and gate 162 in the signal path.
During this repeat time, the drain of M15/16 remains high, while the drain of M18 (which is the same point as the drain of M19) ramps toward ground (V-) at a rate that depends on the capacitance on the drain node and on the drain current of (and hence the drain voltage) of M19.
As seen in FIG. 10D, this results in the generation of two complimentary clock signals, CLKp and CLKB, with an output signal Four being derived from the CLKB signal, as buffered by inverter gate 174.
During the operation described above, N-FETs M17 and M20 function as current sources that limit the capacitance charging current in the VCO to about 50 na.
Such limiting prevents a lockup conduction which would otherwise occur if the VCO attempted to operate above its normal maximum frequency. In operation, the nominal frequency of the VCO 156 is about 10 KHz, with a typical minimum operating frequency of 1 KHz, and a typical maximum operating frequency of 30 KHz.
It is noted that the frequency versus voltage w- relationship of the VCO shown in FIG. lOC is not linear (since it depends on the drain current versus gate voltages of N-FETs M16 and M19). However, as evident from the description of the operation of the complete I-to-F converter, the overall current-to-frequency linearity depends only on the repeatability of the charge pump, and tt~.at is designed, as explained below, to pump a AMENDED SHEET
fixed charge that is less than 10 picocoulombs, e.g., about 6 picocoulombs (pC), with every flip of the VCO.
One special feature associated with the VCO 156 shown in FIG. lOC is that the NOR gates 162 and 164 each include a series bias FET that limits the supply current to less than 100 na when the logic inputs are at voltages between the supply rails, i.e., between V+ and V-.
It is the CLKA and CLKH signals that drive the charge pump circuit 158, shown in the bottom half of FIG. 10B. The charge pump circuit 158 includes eight N-FET transistors, M1 through M8. In operation, the charge pump circuit emits fixed size packets of charge to the circuit input node, over signal line 180. The amount of charge is determined by the value of capacitors C1 and C2 and by a reference voltage VREf~ The reference voltage VHF comprises a buffered reference voltage that is generated by the voltage buffer circuit 160, shown in the upper half of FIG. 10B. Other reference voltages used by the I-to-F converter circuit 150 include an unbuffered reference voltage VR, a BIASP reference voltage, and a BIASN reference voltage.
The operation of the charge pump circuit 158 is as follows: during one state of the VCO, i.e., when CLKA
is low and CLKH is high, M3 and M4 are ON, and M1 and M2 are OFF. In this condition, capacitor C1 charges to the reference voltage, VRee~ When the VCO state flips, i.e., when CLKA goes high and CLKB goes low, M3 and M4 turn OFF, and then M1 and M2 turn ON. This then causes C1 to - discharge via signal line 180 (which is connected to the input of the OP AMP 152), causing the otherwise high-going input signal line (recall that input current IIN is charging capacitor C4) to be pulled back towards ground (V-) .
The second capacitor C2 works in tandem with the first caiaacitor C1. That is, while capacitor C1 is AMENDED SHEET
charging up to VREFi capacitor C2 is discharging via signal line 180 back to ground (V-). While capacitor C2 is charging up to VReF. capacitor C1 is discharging via signal line 180 back to ground. Each time that C1 or C2 discharges, it pulls charge off of the input capacitor C4 via signal line 180. The net result is that the I-to-F
converter maintains the input terminal 153a of the OP AMP
152 at the same potential as the input 153b, which is V-(ground).
Thus, it is seen that with each flip of the VCO, a charge packet is pumped off of the input capacitor C4. Since these charge packets are the only current flowing from the sensor, and since they are all the same size, their frequency is directly related to the input current IIN
The sizes of the various FETs used within the charge pump circuit 158, and the VCO 156, are chosen so that the capacitors C1 and C2 are fully charged and discharged during each phase of the VCO operation, even at the highest frequencies of normal operation. The timing of the two VCO outputs, CLK~ and CLKB, ensures a break-before-make action on the switches connected to the charge pump capacitors C1 and C2.
In summary, all of the sensor current IIN that ' 25 is collected by capacitor C4 is pumped off of the capacitor C4 by the charge pump circuit. As soon as the ' input current IIN tries to pull the circuit input 153a away from ground, the OP AMP output causes the VCO to -- speed up, which in turn causes more negative-going charge packets to be emitted by the charge pump 158, which pulls the circuit input 153a back to ground.
In order to prevent cross talk due to transient loading Of VREF. the voltage buffer circuit 160 is employed. Such buffer circuit comprises, as seen in the AMENDED SHEET
'"' , . , . ..
. . ; . ';
.. ~.> ..' upper half of FIG. 10B, a conventional OP AMP follower circuit composed of FET transistors M29-M35.
The overall power consumption of the I-to-F
converter circuit described in connection with FIG. 10 is only about 1.8 microwatts (assuming a 3 volt operating voltage, and 600 na operating current). The quiescent operating current of the device is less than about 100 na. Such low power operation is one of the salient features of the I-to-F converter circuit of the present invention.
Another important feature of the invention is that the input terminal of the I-to-F converter circuit 150, which is terminal 153a of the OP AMP 152, is maintained at essentially ground potential without the necessity of a second voltage supply. That is, in a conventional OP AMP, in order to maintain the inputs at zero volts, one would have to bias the OP AMP with a voltage greater than zero, e.g., +5 volts, and a voltage less than zero, e.g., -5 volts, thereby forcing the use of two separate voltage supplies. However, by using the charge pump, as shown in FIG. 10A, it is possible to maintain the inputs at or near zero, even though the OP
AMP itself is only biased with a single supply between V+
and V- (ground).
As described above, it is thus seen that the present invention provides a low power current-to-frequency converter circuit usable, e.g., in an implantable sensor device wherein there is a need to w convert a low level analog signal, such as a very small electrical do current, the magnitude of which is representative of a sensed parameter or substance, to a digital value that can be better transmitted over a shared communication bus to a remote receiver.
While the invention herein disclosed has been described by jeans of specific embodiments and AMENDED SHEET
applications thereof, numerous modifications and variations could be made thereto by those skilled in the art without departing from the scope of the invention set forth in the claims.
~~IEIY,~EL~H~E~
Advantageously, in a preferred embodiment, the operational amplifier, VCO and charge pump circuit all operate using just one supply voltage having a first terminal V+, and a second terminal V- (which two terminals may sometimes be referred to as simply V and "ground"). The first capacitor is connected between a first input terminal of the operational amplifier and V-, and a second input terminal of the operational amplifier is also connected to V-. Using one supply voltage in this manner keeps the power consumption of the current-to-frequency converter very low. For example, in a preferred design, the low power current-to-frequency converter circuit consumes less than about 600 nanoamps (na) of current.
In accordance with yet another aspect of the invention, the I-to-F converter circuit may be included within the hermetically-sealed part of an implantable sensor that includes both a non-hermetically sealed part -- (containing, e.g., electrodes, connection terminals, and/or sensor materials that must be in contact with body fluids or tissue) and an hermetically sealed part (containing electrical circuitry to manage, monitor and/or control the non-hermetically sealed part). A
first pair of terminals is included as part of the non-hermetically sealed part and functions as the AMENDED SHEET
~ e, ".e........,"1 e. L.ln~.nn.e.I.., input/output terminals for connecting the implantable sensor to an implantable medical device over a connection bus that includes just two conductors, one conductor being connected to each terminal. Both operating power and control data are transmitted over the two-conductor bus from the medical device. to the sensor; and sensed data, converted to a suitable form for transmission by the I-to-F converter of the present invention, is transmitted over the same two-conductor bus from the implantable sensor to the medical device. The first pair of terminals (or a second pair of terminals electrically connected to the first pair of terminals), may also function as connection terminals for attaching additional implantable sensors to the connection bus, in daisy-chain fashion, as disclosed in applicant's patent:, U.S. Patent No. 5,999,848 entitled DAISY-CHAINABLE
SENSORS AND STIMULATORS FOR IMPLANTATION IN LIVING TISSUE.
Yet a further aspect of the invention is that the I-to-I~ converter circuit may be realized on a single integrated circuit chip.
According to another aspect of the present invent=ion, there is provided a low power current-to-frequE=_ncy (I/F) converter circuit for use within an implantable sensor device, comprising: an operational amplifier having two input terminals and an output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal; a first capacitor electrically connected to at least one of the input terminals of the operational amplifier; a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output w ..F~-i..~e.al...v.. ....1.H.Ive.~,H..ma...../..,.
5o2s~-3 terminal of the operational amplifier, the VCO including means for generating a frequency output signal Fog having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input; a charge-pump circuit coupled to the first capacitor that pumps a discrete charge' off of said first capacitor under control of the frequency output signal Fo~ generated by the VCO.
According to still another aspect of the present invention, there is provided an implantable sensor comprising: a sensor that generates an analog current as a function of a substance or parameter sensed by the sensor; a current-to-frequency (I/F) converter circuit that converts the analog current generated by the sensor to a frequency signal., Fog, having a frequency that varies as a function of the analog current, said I/F converter circuit comprising:
an operational amplifier having a positive input terminal, a negative input terminal, and an output terminal, the operational amplifier including means for differentially amplii_ying an electrical signal applied between its two input terminals to provide an amplified output signal that appears on its output terminal; a first capacitor connected to one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal connected to the output terminal of the operational amplifier, and a VCO output terminal, the VCO,including means for generating the frequency signal Fog as an output signal of the VCO, the signal Fo,~.r having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input; a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of the first capacitor under control of the frequency of the signal Fog.; wherein an analog electrical current from the sensor applied to the w 1. i i w..vb.,.~... a.1 m n . l.n.m,w....h ~i 7a first capacitor tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output. voltage of the operational amplifier so as to increase the frequency of the signal Fog, which increased frequency causes charge to be pumped off of the first capac:itor at an increased rate, wherein the operational amplifier forces the frequency of the Fog signal to whatever rate .Ls needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of the VCO signal varies as a function of the magnitude of the analog electrical current applied to the first capacitor.
According to yet another aspect of the present invention, there is provided in an impantable medical device, a low power current-to-frequency converter comprising: an operational amplifier having two input terminals and one output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal; a first capacitor connected to one of the input terminals of the operational amplifier; a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output terminal of the operational amplifier, the VCO including means for generating a VCO
signal having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor of the operational amplifier for pumping a discrete charge off of said first capacitor under control of the frequency of said VCO signal; wherein an electrical current applied to the first capacitor tends to cause a charge to accumulate on the . ,. .. , . ." . .,.",.... , M_~ ,".,."~""""..,,, "
502&7-3 7b first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output voltage of the operational amplifier so as to increase the frequency of the VCO signal, which increased VCO frequency causes the charge to be pumped off of the first capacitor at an increased rate, wherein the operational amplifier forces the frequency of the VCO signal to whatever rate is needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of they VCO signal varies as a function of the magnitude of the electrical current applied to the first capacitor.
According to a further aspect of the present invention, there is provided a very low power current-to-frequE:ncy (I-to-F) converter circuit for use within an implantable device, comprising: an amplifier'having two input terminals and an output terminal, the amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal; a first capacitor electrically connected to at least one of the input terminals of the operational amplifier; a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage control input terminal being connected to the output terminal of the amplifier, the VCO including means for generating a frequency output signal Fog, having a frequency that varies as a function of the magnitude of a voltage appliE~d to the voltage control input; a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off o:' said first capacitor under control of the frequency output signal Fog generated by the VCO; logic circuits responsive to the Fog signal to control the charge pump circuit to pump the discrete charge off of the first ~, ,,"~..,..
...~~.,~ ,..,.,."."...,.., 5o2s~-:3 7c capacitor at least once during each cycle of the Fo~
signals; a converter circuit wherein the discrete charge pumped off of the first capacitor at least once during each cycle of the Fog signal comprises a charge no greater than about 10 pico-coulombs; an I-to-F converter circuit wherein the logic circuits generate a clock signal from the Fog signal having a first phase and a second phase, and wherein the charge pump circuit comprises means for generating a reference voltage VREF; a second capacitor; a first set of switches for charging the second capacitor to the specified reference voltage VREF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the VREF that accumulates on the second capacitor during the first phase of the clock means for generating a reference voltage Vggg, signals is pulled off of the first capacitor during the second phase of the clock signal;
wherein the charge pump circuit further includes: a third capacitor; additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage VREF during the second phase of the clock signal.; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the c7_ock signal; whereby the VREF charge that accumulates on the third capacitor during the second phase of the clock signa7_ is pulled off of the first capacitor during the first phase of the clock signal.
It is thus a feature of the present invention to provide a very low power, implantable, current-to-frequency conversion circuit for use within an implantable sensor, e.g., an implantable glucose sensor, that generates a small ...... , .p ~ " i.mlu..m... ~......1."..n....l.wy",M,.,L.a 7d analog electrical current as a function of a sensed physiological parameter or substance.
It is another feature of the invention to provide a very low power, implantable I-to-F converter circuit that accumulates input current (I) on a storage capacitor, generates a control voltage as a function of the charge on the storage capacitor, drives a VCO with the control voltage so as to produce a VCO output signal having a frequency (F) that varies as a function of the control voltage, and pumps a discrete charge off of the first capacitor under control of the frequency of the VCO signal so as to maintain the charge on the first capacitor at approximately zero, thereby converting input current (I) to an output frequency (F).
It is yet another feature of the invention to provide an implantable sensor having a hermetically sealed part and a non-hermetically sealed part, with electrical feedthrough means for making electrical connections between the hermetically sealed part and the non-hermetically sealed part, and with a low power I-to-F converter circuit being included in the hermetically-sealed part.
Brief Description of the Drawings The above and other aspects, features and advantages of the present invention will be more apparent from t:he following more particular description thereof, presented in conjunction with the following drawings wherein:
FIG. 1 is a block diagram that illustrates multiple sensors/stimulators connected together using a two-conduc:tor bus, which two-conductor bus may be connected to a controller;
..F v i.L.wH..v. ...1-r.Lw,lri.ae.."..1.., 7e FIG. 2 schematically illustrates a preferred manner of how a sensor made in accordance with the present invention may be connected with a controller and other sensors in a serial or daisy-chain fashion;
FIG. 3A shows a perspective, partially exploded, view, of a sensor of the type used in the daisy chain of FIG. ~;;
FIG. 3B illustrates a sectional side view of the sensor of FIG. 3A;
FIG. 3C illustrates a sectional top view of the sensor of FIG. 3A;
_ g -FIG. 3D illustrates a sectional end view of the sensor of FIG. 3A;
FIG. 4 depicts an implantable lead that includes a plurality of the sensors of FIGS. 3A-3D;
FIG. 5A is a functional block diagram of a simple daisy-chainable implantable sensor that includes an I-to-F converter circuit in accordance with the present invention;
FIG. 5B is a functional block diagram as in FIG. 5A, but wherein an alternate connection scheme is used for attaching additional sensors;
FIG. 5C is a functional block diagram as in FIG. 5A, but wherein additional circuit functions are provided so that a wide variety of different sensors and a stimulator may be included within the same implantable sensor device, and wherein multiple I-to-F converter circuits are included as part of the device;
FIG. 6 is a timing diagram that illustrates input and output data sent to and received from an implantable sensor of the type shown in FIG. 5A, SB or 5C;
FIG. 7 illustrates a data frame used to communicate with the implantable sensor of the present invention;
FIG. 8 is a timing diagram that illustrates time multiplexed input and output data within a data frame as it appears on the two-conductor bus connecting a plurality of daisy-chainable devices of the type shown in FIG. 5A, 5B or 5C;
FIG. 9 shows a functional block diagram of a I-to-F converter circuit made in accordance with the present invention;
FIG. 10A shows a schematic diagram of the OP
AMP portion of the I-to-F converter circuit shown in FIG.
9; -~tvurr~ sHt~r ., . ."
1 v 1 1 J
o _ . ~ , S ~ , 1 ~ r :J 1 v 1 1 1 1 r ~ 1 FIG. lOB shows a schematic diagram of the VOLTAGE BUFFER and CHARGE PUMP portions of the I-to-F
converter circuit shown in FIG. 9;
FIG. lOC shows a schematic/logic diagram of the VCO portion of the I-to-F converter circuit shown in FIG. 9; and FIG. lOD shows a timing waveform diagram .
associated with the operation of the VCO circuit of FIG. 10C. ' Corresponding reference characters indicate corresponding components throughout the several views of the drawings; and a generic reference to "FIG. 3", "FIG. 5" or "FIG. 10" refers respectively to all of the figures associated with that number, i.e., a generic reference to "FIG. 3" refers to all of FIGS. 3A, 3B, 3C
and 3D; a generic reference to "FIG. 5" refers to all of FIGS. 5A, 5B and 5C; and a generic reference to "FIG. 10"
refers to FIGS. 10A, 10B, lOC and 10D.
Q '"''?d Description of the Invention The following description is of the best mode presently contemplated for carrying out the invention.
This description is not to be taken in a limiting sense, but is made merely for the purpose of describing the general principles of the invention. The scope of the invention should be determined with reference to the claims.
The present invention relates to a very low power current-to-frequency (I-to-F) converter circuit, described more fully below in connection with FIGS. 9-10.
It is the purpose of the I-to-F converter circuit to convert an analog input signal, i.e., a very low amplitude electrical current, to a variable frequency output signal. Such output signal has a frequency that ~~~~Ft7 SHEET
. y "N~rv. .n,4"Im,.n.,~.. rv,.."~..n i....J.HrvW r.~..,.1~,.~.
502&7-3 varie:~ as a function of the magnitude of the analog input current.
The T-to-F converter circuit provided by the present invention is especially well suited for use within 5 an implantable sensor of the type described in connection with FIGS. 1-8. It is to be understood, however, that the invention is not limited to use only within sensors of the type described in connection within FIGS. 1-8; rather the sensors and sensors systems of the type described in 10 connection with FIGS. 1-8 merely represent the best mode currently contemplated for using an I-to-F converter circuit within an implant~ble sensor. Because a thorough understanding of such sensors should not be necessary to appreciate and understand the salient features of the I-to-F
converter circuit described herein, but because a general understanding of such sensors may help provide useful background information to one way the invention may be used, only a cursory explanation of FIGS. 1-8 will be provided herein. A more thorough description of each of FIGS. 1-8 may be found in applicant's patent, U.S. Patent No.
5,999,848 entitled DAISY-CHAINABLE SENSORS AND STIMULATORS
FOR IMPLANTATION IN LIVING TISSUE.
Turning then, first to FIG. 1, there is shown a block diagram that illustrates multiple sensors 12a, 12b, ...12n, or other implantable devices, connected together, as well as a controller (not shown in FIG. 1? using just two common conductors 14 and 16. The two conductors 14 and 16, commonly referred to as a two-conductor connection "bus", provide a common signal and return for data signals and power signals that are sent from the controller to the devices 12a, 12b, ...12n, as well as a common signal and return path for data signals.
transmitted from the devices 12a, 12b, ... 12n, to the controller.
FIG. 2 schematically illustrates how an implantable sensor/stimulator 18a be connected with a remote controller 20 and other implantable devices 18b, ... 18n, in a serial or daisy-chain fashion. As seen in FIG. 2, the device 18a is connected to the controller 20 by two conductors 14' and 16' of the connection bus, which are attached to a first pair of pads or terminals , 13 and 15 along a proximal side (i.e, the side closest to the controller 20) of the device 18a. Another pair of pads or terminals 17 and 19 are located along a distal side (i.e., the side farthest from the controller 20) of the device 18a. The distal pad 17 is electrically connected to the proximal pad 13 through the circuitry 21 located on the device 18a. Similarly, the distal pad 19 is electrically connected to the proximal pad 15 through the circuitry 21 included within the device 18a. Two additional conductors 14" and 16" are then used to connect the distal pads 17 and 19 of the device 18a to corresponding proximal pads 13' and 15' of the next device 18b connected in the daisy chain. In this manner, as many devices as desired may be serially connected to the controlled 20 using just two conductors.
There exist many different applications for the daisy-chainable sensors 12 or 18 illustrated in FIGS. 1 or 2. Generally, where the sensor 12 or 18 is implanted, it is designed to sense one or more body parameters or -- substances found in body tissue or fluids, e.g., glucose level, blood pH, OZ, temperature, or the like. Such measurements can provide valuable information regarding the condition and status of the patient.
Turning next to FIGS. 3A, 3B, 3C and 3D, there are shown, respectively, a perspective exploded view (FIG. 3A), a -side view (FIG. 3B), a top view (FIG. 3C), AMENDED SHEET
..... , _, . ..~..,~,.. ....,.....,........,.., sensor device 30 of a type suited for use with the present invention. As seen best in FIG. 3A, the sensor device 30 typically includes a carrier or substrate 36 on which an integrated circuit (IC) 38 and other components, such as a capacitor 40, are mounted. In some embodiments, it should be noted that the carrier or substrate 36 may actually comprise the substrate on which the IC 38 is fabricated; but for purposes of the explanation which follows, it is assumed that a separate substrate or carrier 36 is employed with various circuit elements mounted thereon to form a hybrid circuit. The carrier or substrate has conductive patterns etched or otherwise deposited thereon to interconnect the capacitor 40, and any other components to form a hybrid circuit which carries out the desired sensing (or other) function.
All of the components of the hybrid circuit are hermetically sealed within a cavity formed by a lid or cover 42 which is bonded to the substrate 36. Proximal pads or terminals 13 and 15, as well as distal pads or terminals 17 and 1!~, remain outside of the hermetically sealed part of the hybrid circuit. These proximal and distal pads, however, are electrically connected to the circuitry within the hermetically sealed part through suitable feedthrough connections. One manner of making such feedthrough connection is to use a feedthrough connection that passes through the carrier or substrate in the stair-step manner (including both vertical and horizontal segments) disclosed in applicant's patent, U.S. Patent No. 5,750,926, entitled Hermetically Sealed Electrical Feedthrough For Use With Implantable Electronic Devices.
On the side of the carrier or substrate opposite the hybrid electrical circuitry, a suitable electrochemical sensor 44, or other desired type of sensor or stimulator, . . . ." .."...,. ...~,.,..,.,.......~,...
may be formed or located. A type of electrochemical sensor that may be used, for example, is the enzyme electrode sensor described in U.S. Patent No. 5,497,772 and in particular, in FIGS. 2A, 2B, 2C, 3, 4A and 4B of that patent .
For purposes of the present invention, the precise nature of the sensor 44, or other implantable element used within the device 30, is not critical. All that matters is that the sensor or other element be implantable, and that it provide a desired function, e.g., sense a certain type of parameter of substance, or generate a certain type of signal, in response to an appropriate control signal or signals.
Signal communication between the hybrid circuit side of the substrate or carrier 36 (which is the top side as the device 30 is oriented in FIG. 3B or FIG. 3D, and which top side includes the hermetically-sealed portion of the device) and the sensor side of the device 30 (which is the bottom side as shown in FIG. 3B or 3D) is achieved by way of appropriate hermetically-sealed feedthroughs that pass step-wise from the hybrid (top) side of the device 30 through the substrate or carrier, e.9., in the manner set forth in the above-referenced '926 patent.
The configuration illustrated in FIG. 2 is especially well-suited where several of the implantable devices are to be daisy-chained together to form a single lead :32, as shown in FIG. 4. As seen in FIG. 4, three sensor-type devices 30a, 30b, and 30c are connected together via lead segments 46a, 46b, and 46c. Each of the lead segments 46a, 46b, and 46c, contain two conductors 14, 16, and may be constructed in any suitable manner, e.g., with the two conductors being spirally wound within the lead segments, and with the spiral windings being encased or covered within a sheath of silicone rubber, as is known in the lead art. A distal cap 34 covers the distal pads of the end, or most-distal, device 30c of the lead 32. -The low power current-to-frequency converter circuit of the present invention may be included as part of the electrical circuitry contained within or included as a part of what is referred to above as the "hybrid circuit portion" of the implantable device 30. In general, such electrical circuitry allows the implantable device 30 to be daisy chained with other similar implantable devices, while still allowing each individual device to be individually addressed, controlled and monitored from a single controller 20. In particular, the I-to-F converter circuit of the present invention converts low level analog signals obtained from the sensor 44, or elsewhere, to be converted to a frequency, which frequency can then be easily counted over a fixed time period to create a digital signal representative of the sensor's analog output. Such digital signal can thereafter be more reliably transmitted over the two-conductor bus to the controller 20.
The circuitry included within the hermetically--- sealed portion of the device 30 may take many and varied forms. FIGS. 5A, 5B and 5C show three such variations.
FIG. 5A, for example, is a functional block diagram of a basic configuration of control/interface circuitry 50 for use with a sensor 52. The dotted line 54 represents an hermetic seal that hermetically seals the circuitry 50 and all but a-portion of the sensor 52. The input pads Ah1ENDEi7 SHEET
,...... r, ~.".H I i.Y,oNna.",.., n..,.,~1 ul.n*N~rw..:.*. ~.~
13 and 15, as well as the output pads 17 and 19, are not hermetically sealed, thereby allowing these pads to be readily connected to the two conductors 14 and 16 (FIG. 1) from i~he controller 20.
5 As seen in FIG. 5A, pads 13 and 15 are connected to respective conductive traces, labeled LINE 1 (IN) and LINE 2 (IN), representing the two conductors of the two-conductor bus that connects the device 30 to its controller 20, or_ to other devices. Each of the LINE 1 and LINE 2 10 conductive traces passes through respective feedthroughs 53 and 55 into the hermetically-sealed portion of the circuitry 50. Pads 17 and 19, on the other side of the circuit, are likewise connected to respective conductive traces, labeled LINE .L (OUT) and LINE 2 (OUT), and each of these conductive 15 traces passes through respective feedthroughs 57 and 59 into the hermetically-sealed portion 54 of the circuitry 50.
Inside the hermetically-sealed portion, LINE 1 (IN) connects with LINE 1 (OUT) via conductive trace 56, and LINE 2 (IN) connects with LINE 2 (OUT) via conductive trace 58. In this manner, pad 13 is electrically connected with pad 17 via trace 56 which passes through the hermetically sealed portion 54 between feedthroughs 53 and 57. This interconnection of pad 13, trace 56 and pad 57 is referred to hereafter simply as LINE 1. Similarly, pad 15 is electrically connected with pad 19 via trace 58, which trace also passes through the hermetically-sealed portion 54 between feedthroughs 55 and 59. This interconnection is referred to hereafter as LINE 2.
As seen in FIG. 5A, a power rectifier circuit 60 is connected between LINE 1 and LINE 2. This circuit extracts and rectifies any signal pulses found on LINE 1 and LINE 2 and produces an operating voltage, +V and -V, for powering the circuitry 50. Such rectification is not a so2s~-3 trivial task given the low level signals which are generally present on LINE 1 and LINE 2. Details of such circuitry may be found in applicant's patent, U.S. Patent No. 5,999,849 entitled A LOW POWER RECTIFIER CIRCUIT FOR IMPLANTABLE
DEVICES.
A line interface circuit 62 also is connected between LINE 1 and LINE 2. The circuit 62 functions as an interface between the circuitry 50 and LINE 1 and LINE 2.
To this end, the interface circuit 50 receives incoming data pulses present on LINE 1/LINE 2 and generates a DATA-IN
signal on line 64 therefrom. The interface circuit 62 furtha_r generates a clock (CLK) signal on line 66 that is synchronized with the incoming data signals. The interface circuit 50 also receives digital output data, DATA OUT, from a counter circuit 68, and converts this output data to an appropriate format prior to placing the output data back on LINE 1/LINE 2. One type of line interface circuit 62 that may by used with the circuitry 50 is illustrated in the schematic diagram shown and explained below in conjunction with FIG. 9.
Still referring to FIG. 5A, the sensor 52 may be any suitable sensor adapted to sense a desired condition, parameter, or substance present (or absent) in the implantable tissue within which the device 30 is implanted.
For example, the sensor 52 may comprise a glucose sensor that generates an output analog current, I, appearing on line 69, having a magnitude that varies as a function of the sensed glucose.
As a practical matter, regardless of the type caf sensor 52 that is employed, it will usually generate either an analog output voltage or an analog output current as a function of the concentration, magnitude, sensed. Such analog current or voltage may then be converted, using an appropriate converter circuit 70, to a frequency signal, appearing on line 72. Typically, the frequency signal on line 72 comprises a train of pulses having a frequency (or repetition rate) that varies as a function of the input voltage or current. In FIG. 5A, for example, it is assumed that the sensor 52 generates an output current I, and that the converter circuit 70 comprises a current-to-frequency (I-to-F) converter circuit, generating an output pulse train on line 72 that has a frequency which varies as the magnitude of the current I varies. It is this I-to-F converter circuit 70, or an equivalent converter circuit, that comprises the subject matter of the present invention.
Once a pulse train 72, or other ac signal, is generated having a frequency which varies as a function of the parameter being sensed by the sensor 52, such signal is applied to a counter circuit 68. (Note, as a shorthand notation used in this application, a signal appearing on signal line having a given reference number may be referred to as the signal having such given reference number, i.e., the signal appearing on signal line 72 may simply be referred to as "signal 72".) The counter circuit simply counts the number of pulses present in the signal 72 over a prescribed period of time, e.g., a fixed time window of 1 second, thereby providing a measure of the frequency of the signal 72.
In this manner, by resetting the counter 68 at the beginning of each measurement period, the count held in the counter at the end of the measurement period provides a signal representative of the frequency of the signal 72. Such count signal, for the basic embodiment shown in FIG. 5A, may thus serve as the output data signal, DATA
OUT, that is sent to the line interface circuit 62 over signal line 74.
AMENDED SHE
" . _ . ,., <.~..". _~.,~.»"".~..~.,."
Control of the counter 68, i.e., resetting the counter and/or stopping the counter after a prescribed measurement period, is controlled by control logic 76. In a simple embodiment, the measurement period may be a fixed time period. In other embodiments, the measurement period may be set by input data received over signal line 64 from the line interface circuit 62. The clock signal 66 may be used as a measure of elapsed time, as well as to coordinate when the counter 68 sends its DATA OUT signal 74 to the line interface circuit 62.
As needed, a voltage generator circuit 78 generates a reference voltage VREF and one or more bias signal (s) , VBIAS that are used by the current-to-frequency (I-to-F) converter circuit 70 as it performs its function of converting the analog current signal 69 to a frequency signal 72, as explained more fully below in connection with FIGS. 9 and 10.
In a similar manner, one or more I-to-F converter circuits may be used within the devices illustrated in FIGS. 5B and 5C, as described in the above-referenced '848 patent.
Turning back momentarily to FIG. 2, where a plurality of itnplantable, daisy-chainable sensors 18a, 18b, ...18n are shown connected in tandem, a preferred manner of operation is for the controller 20 to provide operating power to, as well as to individually address and send data to and receive data from, each of the devices 18 that are connected thereto over the two-conductor bus made up of the conductors 14 and 16. One manner in which such powering and individual addressing is done is as shown in connection with FIGS. 6, 7 and 8. FIG. 6 illustrates, for example, a timing 18a diagram that shows a preferred relationship between input data (top waveform) sent to the implantable devices and output data (bottom waveform) received from the implantable devices, as such data appears on the two LINE 1/LINE 2 conductors that connect all of the devices together. As seen in FIG. 6, the preferred form for the input data is biphasic pulses. Each biphasic pulses comprises a first current pulse of a first polarity, followed by a second current pulse of the same magnitude of the opposite polarity.
Thus, the net current for each biphasic pulse is preferably zero, with the positive current pulse effectively balancing out the negative current pulse.
The typical widths of the current pulses are from 1 to 100 microseconds (sec), with the magnitude of each current pulse typically ranging from 10 to 1000 microamps. A binary or logical "1" is represented by a biphasic pulse of one phase, e.g., a positive current pulse followed by a negative current pulse; while a binary or logical "0" is represented by a biphasic pulse of the opposite phase, e.g., a negative pulse followed by a positive pulse. Thus, as shown in FIG. 6, a binary "1"
may be represented as a positive current pulse followed by a negative current pulse, while a binary "0" is represented by a negative current pulse followed by a positive current pulse.
As also seen in FIG. 6, the preferred form for the output data is also a biphasic pulse, amplitude modulated (or preferably ON/OFF modulated) as a function -- of whether the output data is a binary "1" or "0". In a preferred embodiment, the peak amplitude of the output data pulse for a binary "1" is IP, while the peak amplitude of the output data pulse for a binary "0" is zero. Thus, in this preferred ON/OFF modulation scheme, the presence of an output data pulse represents a binary "1" and the absence of~an output data pulse represents a binary "0". Output data pulses are inserted in the data A'yREVDcD SHr.ET
... r".....M v e,y~,.r.~... n..r..l i. n..A.*n*"w--.,l,.rr ' ' 50267-3 stream appearing on the LINE 1/LINE 2 conductors pulses at a specified time T2 from the input data pulse so as to fall between the input data pulses, in a time-division multiplexed manner. Although the preferred form of the 5 output data pulses is a biphasic pulse (to achieve current balancing), it is noted that in some instances a monophasic pulse at time T2 (and with amplitude of IP or zero) may be used.
As shown in FIGS. 7 and 8, the input data sent 10 over the LINE 1/LINE 2 conductors by the controller is divided into data frames of length T3. Within each data frame, N bits of data are found, where N is an integer typically ranging from 8 to 64. A representative assignment of the data bits includes in the data frame is illustrated 15 in FIG. 7.
Because the input data comprises biphasic pulses that occur at a regular interval or rate (e.g., every T1 seconds), the energy contained in such pulses may be utilized to provide the operating power for the circuits 20 contained within the device 50". Such is accomplished using the rectifier circuit 60, 60' or 60" (FIGS. 5A, 5B or 5C).
The input and output data pulses of the type shown in FIGS. 6 and 8 are generated by the line interface circuit 62, 62' or 62" (FIGS. 5A, 5B or 5C). Schematic diagram of a preferred line interface circuit is described in the above-referenced '848 patent. See particularly FIG. 9 of the referenced patent and its accompanying text.
With reference next to FIG. 9, there is shown a block diagram of a low power current-to-frequency converter circuit 150 made in accordance with the present invention. As seen in FIG. 9, the current-to-frequency converter 150 includes four main functional elements.
These four main functional elements include: (1) an operational amplifier 152 having a positive input terminal 153a and a negative input terminal 153b, and an output terminal 154; (2) a capacitor C4 connected to the positive input terminal 153a of the operational amplifier 152; (3) a voltage controlled oscillator (VCO) circuit 156 having a voltage-control input terminal and a VCO
output terminal, the VCO input terminal being connected to the output terminal 154 of the operational amplifier 154, and the VCO output terminal providing a variable frequency output signal Four; and (4) a charge-pump circuit 158 coupled to capacitor C4 (i.e., also connected to positive input terminal 153a of the operational amplifier 152.
In operation, the analog input signal, IIN, charges up the capacitor C4. The amount of charge accumulated by capacitor C4 is a function of the magnitude of the input current IjN, which input current reflects a measure of the parameter or other condition being sensed by the sensor or otherwise monitored from within the implantable device 30. The charge pump circuit 158 pumps a discrete charge (i.e., a fixed number - 25 of coulombs) off of capacitor C4 during each cycle of the Four signal generated by the VCO 156. The operational amplifier 152 differentially amplifies an electrical signal applied between its two input terminals 153a and w- 153b to produce an amplified output signal on its output terminal 154. Because, the negative input terminal 153b is grounded, the differential input signal applied to the operational amplifier 152 is effectively the amount of charge, or voltage, that has accumulated on the capacitor C4. Thus, the amplified output signal from the operational.~mplifier 152 comprises a voltage that varies AMENDED SHEET
as a function of the input current I,N. This amplified output signal is applied to the VCO 156 as a control voltage, causing the frequency output signal, Four, of the VCO to have a frequency that varies as a function of the input current, IIN
The output frequency signal from the VCO, Four, besides being available as an variable frequency output signal Four that can be counted over a fixed period of time (as described above in connection with FIG. 5A), is also applied to the charge pump circuit 158. This output frequency signal Four tYPically comprises a pulse train, the frequency of which varies as a function of the magnitude of a voltage applied to the voltage-control input. For each pulse of the variable frequency pulse train Four, the charge pump circuit 158 pumps a discrete charge off of the capacitor C4. Thus, it is seen that the input current IIN causes a charge to accumulate on capacitor C4, which charge tends to increase the output voltage of the operational amplifier 152 so as to increase the frequency of the Four output signal. This increased frequency, in turn, causes the charge that is pumped off of the capacitor C4 to increase (or to occur at an increased rate). The net result is that the operational amplifier 152, by amplifying the charge accumulated on capacitor C4 in this manner, forces the frequency of the Four signal to whatever rate is needed to maintain the net charge on the capacitor C4 at essentially zero. As a result, the frequency of the Four signal varies as a function of the magnitude of the electrical current IIN applied to the capacitor C4, and the desired current-to-frequency (I-to-F) conversion is thus achieved.
As needed, and as explained more fully below in connection with FIG. 10, a voltage buffer circuit 160 may be employed ~ part of the I-to-F conversion circuit 150 ~M~~Dcu JhEt!
of FIG. 9 to produce a stable and isolated reference voltage VR~F, which reference voltage is used by the charge pump circuit 158 as it performs its charge pumping function.
While less elaborate I-to-F converter circuits than the circuit 150 of FIG. 9 could and have been devised by those of skill in the art, the advantageous feature of the I-to-F circuit 150 of FIG. 9 is that it can be configured, using low power FET transistors, to operate so as to consume very little power. Such a low power configuration is shown and described below in connection with FIGS. 10A, 10B, lOC and 10D.
Turning next, then, to FIGS. 10A, 10B, 10C, and 10D, schematic and/or logic diagrams of a preferred low power I-to-F converter circuit made in accordance with the best mode presently contemplated for practicing the invention is illustrated. The I-to-F converter circuit 150 is preferably realized using a miniature integrated circuit (IC), configured, e.g., with specific combinations of N-channel and P-channel field effect transistors (FETs), denoted as "N-FET" and "P-FET"
transistors, formed on a common substrate, and specifically designed for low power consumption. The preferred sizes (length and width) of each of the relevant N-FET or P-FET transistors are listed in Table 1, along with other component values of interest.
The N-FET and P-FET dimensions shown in Table 1 relate to the relative size of each transistor as it is formed on the IC substrate. More particularly, an N-FET, for example, having a size of "5/10" means that the width of the source to drain channel is 5 microns (where "micron"
means one micrometer, also written as 1 Vim, or 1x10-6 meters), and the length of the channel is 10 microns.
AMENDEp S~1~ET
This type of characterization (by dimension or size) of the various N-FET and P-FET transistors used within an IC
is known and understood by those of skill in the semiconductor processing art. Advantageously, by selectively controlling the size (dimensions) of such transistors during the IC processing steps, the performance of the FET transistors can be controlled or tailored for the specific design for which the transistor is used. Thus a relatively "long" N-FET, having a size of, e.g., 5/10, may exhibit a higher turn-on resistance (and hence a slower turn on time) than would, e.g., a relatively "short" N-FET, having a size of 4/4.
Transistor or Component Ref. Type Dimensions/Size M1 NFET 2.4/10 M2 NFET 4/1.2 M3 NFET 2.4/10 M4 NFET 4/1.2 M5 NFET 2.4/10 M6 NFET 4/1.2 M7 NFET 4/1.2 M8 NFET 4/1.2 M9 (not used) -- --M15 PFET 2.4/2 AMENDED SHEET
. ;. .
Transistor or Component Ref. Type Dimensions/Size M17 NFET 4/1.2 M18 PFET 2.4/2 M20 NFET 4/1.2 .
M21 PFET 2.4/4 M23 PFET 4/1.2 M24 PFET 2.4/1.2 M25 PFET 2.4/4 M27 PFET 4/1.2 M28 PFET 2.4/1.2 M29 PFET 4/1.2 M30 NFET 4/1.2 M31 PFET 4/1.2 M32 NFET 4/1.2 M33 NFET 4/1.2 C1 CAPACITOR 5pF
C2 CAPACITOR 5pF
C3 CAPACITOR 40pF
C4 ~ CAPACITOR 50pF
~
In general, as is known in the art, a FET
transistor has three terminals, a "source", a "drain" and a "gate". The voltage applied to the gate terminal AMtNBFD S!~FFT
controls the conductivity of the semiconductor channel that connects the source and drain terminals. By controlling the conductivity of the source-drain channel, the amount of current that flows through the channel can be controlled, from zero current to a maximum current (determined by the ON resistance and the available voltage drop across the channel). A common use for a FET
transistor is as a switch. When used as a switch, the resistance of the source-drain channel, as controlled by the voltage applied to the gate terminal, is either very low (the FET switch is ON) or very high (the FET switch is OFF). For the types of FETs used in the circuits of FIGS. 10A, lOB and 10C, a high voltage applied to the gate of a P-FET tends to turn the P-FET "OFF"; whereas a high voltage applied to the gate of an N-FET tends to turn the N-FET "ON". In FIGS. 10A, 10B, and 10C, an N-FET is depicted in classical FET form, i.e., appearing generally as a forward or backwards block letter "C", made up of three segments, with one end of one segment of the "C" comprising the "source", and with one end of another segment of the "C" (which end is marked with a heavy dot nearby) comprising the "drain". The "gate" is depicted as a short line that is parallel to, but not touching, the middle segment of the "C". A P-FET is depicted the same as an N-FET except that a diagonal line is drawn through the "C".
A preferred operational amplifier (OP AMP) 152 is shown schematically in FIG. 10A. P-FET M10 is biased by a external voltage reference signal BIASP so as to form a constant current source of a few nanoamps to a differential pair of transistors M11 and M12. So long as the gate voltage applied to each of the differential pair M11 and M12 is equal, the current from the current source M10 is equally split between M11 and M12. N-FETs M13 and M14 provide a current mirror, which functions as a load AMENDED SHEET
for the differential pair M11 and M12. In the operation of a current mirror, an M13 pull-up current is mirrored by an M14 pull-down current, and vice-versa. Thus, the output (the drain of M12 and M14) pulls up or down depending upon the input. The gate terminal of M11 is connected to one side of a storage capacitor C4. The other side of the capacitor C4 is grounded (connected to V-). The gate terminal of M12 is connected to ground (V-). The input terminal of the OP AMP 152 comprises the gate of M11. Hence, any input current, IIN, that flows into the OP AMP, begins to charge up C4, causing a voltage to appear at the gate of M11 that is different than the voltage applied to the gate of M12. Because transistor M11 is a P-FET transistor, a higher gate voltage (as would occur when an input current IIN starts to charge capacitor C4) tends to turn M11 OFF (increases its resistance). This increase in resistance, in turn, causes the constant current from the current source M10 to be unevenly split between the two M11/M12 paths. More particularly, an increase in the input voltage applied to the gate of M11 (caused by applying an input current IIN
so as to charge up the capacitor C4) causes an increased current to flow through the M12 leg of the OP AMP, thereby causing the output voltage, VouT (which is the voltage at the drain of M12), on signal line 154, as measured relative to ground (V-), to increase. By properly selecting the transistor dimensions and operating conditions, the "gain" of the OP AMP (where -- "gain" is defined, for purposes of the OP AMP shown in FIG. 10A, as the ratio of VouT/VIN, where VIN is the voltage developed on the capacitor C4 by the current IIN) can thus be made sufficiently large, on the order of 100, to support the desired overall operation of the I-to-F
circuit.
AMENDED SHEET
With the inputs of the M11/M12 differential pair being maintained at or near zero, and with the combination of the threshold BIASP plus the voltage applied to the body (or substrate) of the P-FETS (which is typically V+, or about 3 volts), the output voltage Vour of the OP AMP 152 may swing from near ground (V-) to about 1.5 volts. A capacitor C3 is connected between the output terminal of the OP AMP (drain of M12) and filters this output voltage to a desired extent.
The output voltage VouT from the OP AMP 152 (FIG. 10A), on signal line 154, is applied to the control voltage input of the VCO 156. A schematic/logic diagram of a preferred low power VCO is illustrated in FIG. 10C, and a timing waveform diagram that illustrates the basic operation of the VCO 156 is shown in FIG. 10D. For simplicity, gates 162 through 174 included in the low power VCO of FIG. lOC (which are configured as a cross-coupled latch with active-high inputs) are shown in logic diagram form. It is to be understood, however, that such gates are preferably configured using additional N-FET
and P-FET transistors, as is known in the art.
The operation of the VCO is best understood by considering what happens just after the output of gate 172 (identified in FIG. lOC and lOD as CLKB) goes high.
This turns off M15 and allows the drain of M15 (which is the same point as the drain of M16) to ramp toward ground ' (V-), as seen in FIG. 10D. The slope of the ramp depends on the capacitance on the drain node and on the drain current (and hence gate voltage) of M16. When the drain voltage of M15/M16 ramps down to about one threshold below V+, P-FET M21 turns ON, causing an input of gate 164 to go positive over signal line 176 (FIG. 10C). As the logic threshold of gate 164 is reached, the output of gate 164 goes low, turning on M24 (via signal line 178). This-action provides hysteresis by reinforcing the AMENDED SNEET
high-going signal at the input of gate 164 (via signal line 176). A short time later, the output of gate 164 reaches the logic threshold of gate 170, and the latch (i.e., the cross-coupled latch with active-high inputs made up of gates 162-172) flips state.
Once the state of the cross-coupled latch has switched, the output of gate 172 goes low, and the output of gate 168 (CLKA) goes high, and the sequence repeats, but with M18, M25, and gate 162 in the signal path.
During this repeat time, the drain of M15/16 remains high, while the drain of M18 (which is the same point as the drain of M19) ramps toward ground (V-) at a rate that depends on the capacitance on the drain node and on the drain current of (and hence the drain voltage) of M19.
As seen in FIG. 10D, this results in the generation of two complimentary clock signals, CLKp and CLKB, with an output signal Four being derived from the CLKB signal, as buffered by inverter gate 174.
During the operation described above, N-FETs M17 and M20 function as current sources that limit the capacitance charging current in the VCO to about 50 na.
Such limiting prevents a lockup conduction which would otherwise occur if the VCO attempted to operate above its normal maximum frequency. In operation, the nominal frequency of the VCO 156 is about 10 KHz, with a typical minimum operating frequency of 1 KHz, and a typical maximum operating frequency of 30 KHz.
It is noted that the frequency versus voltage w- relationship of the VCO shown in FIG. lOC is not linear (since it depends on the drain current versus gate voltages of N-FETs M16 and M19). However, as evident from the description of the operation of the complete I-to-F converter, the overall current-to-frequency linearity depends only on the repeatability of the charge pump, and tt~.at is designed, as explained below, to pump a AMENDED SHEET
fixed charge that is less than 10 picocoulombs, e.g., about 6 picocoulombs (pC), with every flip of the VCO.
One special feature associated with the VCO 156 shown in FIG. lOC is that the NOR gates 162 and 164 each include a series bias FET that limits the supply current to less than 100 na when the logic inputs are at voltages between the supply rails, i.e., between V+ and V-.
It is the CLKA and CLKH signals that drive the charge pump circuit 158, shown in the bottom half of FIG. 10B. The charge pump circuit 158 includes eight N-FET transistors, M1 through M8. In operation, the charge pump circuit emits fixed size packets of charge to the circuit input node, over signal line 180. The amount of charge is determined by the value of capacitors C1 and C2 and by a reference voltage VREf~ The reference voltage VHF comprises a buffered reference voltage that is generated by the voltage buffer circuit 160, shown in the upper half of FIG. 10B. Other reference voltages used by the I-to-F converter circuit 150 include an unbuffered reference voltage VR, a BIASP reference voltage, and a BIASN reference voltage.
The operation of the charge pump circuit 158 is as follows: during one state of the VCO, i.e., when CLKA
is low and CLKH is high, M3 and M4 are ON, and M1 and M2 are OFF. In this condition, capacitor C1 charges to the reference voltage, VRee~ When the VCO state flips, i.e., when CLKA goes high and CLKB goes low, M3 and M4 turn OFF, and then M1 and M2 turn ON. This then causes C1 to - discharge via signal line 180 (which is connected to the input of the OP AMP 152), causing the otherwise high-going input signal line (recall that input current IIN is charging capacitor C4) to be pulled back towards ground (V-) .
The second capacitor C2 works in tandem with the first caiaacitor C1. That is, while capacitor C1 is AMENDED SHEET
charging up to VREFi capacitor C2 is discharging via signal line 180 back to ground (V-). While capacitor C2 is charging up to VReF. capacitor C1 is discharging via signal line 180 back to ground. Each time that C1 or C2 discharges, it pulls charge off of the input capacitor C4 via signal line 180. The net result is that the I-to-F
converter maintains the input terminal 153a of the OP AMP
152 at the same potential as the input 153b, which is V-(ground).
Thus, it is seen that with each flip of the VCO, a charge packet is pumped off of the input capacitor C4. Since these charge packets are the only current flowing from the sensor, and since they are all the same size, their frequency is directly related to the input current IIN
The sizes of the various FETs used within the charge pump circuit 158, and the VCO 156, are chosen so that the capacitors C1 and C2 are fully charged and discharged during each phase of the VCO operation, even at the highest frequencies of normal operation. The timing of the two VCO outputs, CLK~ and CLKB, ensures a break-before-make action on the switches connected to the charge pump capacitors C1 and C2.
In summary, all of the sensor current IIN that ' 25 is collected by capacitor C4 is pumped off of the capacitor C4 by the charge pump circuit. As soon as the ' input current IIN tries to pull the circuit input 153a away from ground, the OP AMP output causes the VCO to -- speed up, which in turn causes more negative-going charge packets to be emitted by the charge pump 158, which pulls the circuit input 153a back to ground.
In order to prevent cross talk due to transient loading Of VREF. the voltage buffer circuit 160 is employed. Such buffer circuit comprises, as seen in the AMENDED SHEET
'"' , . , . ..
. . ; . ';
.. ~.> ..' upper half of FIG. 10B, a conventional OP AMP follower circuit composed of FET transistors M29-M35.
The overall power consumption of the I-to-F
converter circuit described in connection with FIG. 10 is only about 1.8 microwatts (assuming a 3 volt operating voltage, and 600 na operating current). The quiescent operating current of the device is less than about 100 na. Such low power operation is one of the salient features of the I-to-F converter circuit of the present invention.
Another important feature of the invention is that the input terminal of the I-to-F converter circuit 150, which is terminal 153a of the OP AMP 152, is maintained at essentially ground potential without the necessity of a second voltage supply. That is, in a conventional OP AMP, in order to maintain the inputs at zero volts, one would have to bias the OP AMP with a voltage greater than zero, e.g., +5 volts, and a voltage less than zero, e.g., -5 volts, thereby forcing the use of two separate voltage supplies. However, by using the charge pump, as shown in FIG. 10A, it is possible to maintain the inputs at or near zero, even though the OP
AMP itself is only biased with a single supply between V+
and V- (ground).
As described above, it is thus seen that the present invention provides a low power current-to-frequency converter circuit usable, e.g., in an implantable sensor device wherein there is a need to w convert a low level analog signal, such as a very small electrical do current, the magnitude of which is representative of a sensed parameter or substance, to a digital value that can be better transmitted over a shared communication bus to a remote receiver.
While the invention herein disclosed has been described by jeans of specific embodiments and AMENDED SHEET
applications thereof, numerous modifications and variations could be made thereto by those skilled in the art without departing from the scope of the invention set forth in the claims.
~~IEIY,~EL~H~E~
Claims (22)
1. A low power current-to-frequency (I/F) converter circuit for use within an implantable sensor device, comprising:
an operational amplifier having two input terminals and an output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal;
a first capacitor electrically connected to at least one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output terminal of the operational amplifier, the VCO including means for generating a frequency output signal F OUT having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of said first capacitor under control of the frequency output signal F OUT, generated by the VCO.
an operational amplifier having two input terminals and an output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal;
a first capacitor electrically connected to at least one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output terminal of the operational amplifier, the VCO including means for generating a frequency output signal F OUT having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of said first capacitor under control of the frequency output signal F OUT, generated by the VCO.
2. The low power I/F converter circuit of Claim 1 wherein the operational amplifier, VCO and charge pump circuit all operate using one supply voltage having a first terminal V+, and a second terminal V-, and wherein the first capacitor is connected between a first input terminal of the operational amplifier and V-, and a second input terminal of the operational amplifier is also connected to V-
3. The low power I/F converter circuit of Claim 2 wherein the I/F converter circuit is made up of semiconductor circuit components that consume less than 600 nanoamps (na) of current.
4. The low power I/F converter circuit of Claim 1 further including logic circuits responsive to the F OUT
signal to control the charge pump circuit to pump the discrete charge off of the first capacitor at least once during each cycle of the F OUT signal.
signal to control the charge pump circuit to pump the discrete charge off of the first capacitor at least once during each cycle of the F OUT signal.
5. The low power I/F converter circuit of Claim 4 wherein the discrete charge pumped off of the first capacitor at least once during each cycle of the F OUT signal comprises a charge no greater than about 10 pico-coulombs.
6. The low power I/F converter circuit of Claim 5 wherein the logic circuits generate a clock signal from the F OUT signal having a first phase and a second phase, and wherein the charge pump circuit comprises:
means for generating a reference voltage V REF
a second capacitor;
a first set of switches for charging the second capacitor to the specified reference voltage V REF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the V REF charge that accumulates on the second capacitor during the first phase of the clock signal is pulled off of the first capacitor during the second phase of the clock signal.
means for generating a reference voltage V REF
a second capacitor;
a first set of switches for charging the second capacitor to the specified reference voltage V REF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the V REF charge that accumulates on the second capacitor during the first phase of the clock signal is pulled off of the first capacitor during the second phase of the clock signal.
7. The low power I/F converter circuit of Claim 6 wherein the charge pump circuit further includes:
a third capacitor;
additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage V REF during the second phase of the clock signal; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the clock signal;
whereby the V REF charge that accumulates on the third capacitor during the second phase of the clock signal is pulled off of the first capacitor during the first phase of the clock signal.
a third capacitor;
additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage V REF during the second phase of the clock signal; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the clock signal;
whereby the V REF charge that accumulates on the third capacitor during the second phase of the clock signal is pulled off of the first capacitor during the first phase of the clock signal.
8. An implantable sensor comprising:
a sensor that generates an analog current as a function of a substance or parameter sensed by the sensor;
a current-to-frequency (I/F) converter circuit that converts the analog current generated by the sensor to a frequency signal, F OUT having a frequency that varies as a function of the analog current, said I/F converter circuit comprising:
an operational amplifier having a positive input terminal, a negative input terminal, and an output terminal, 36a the operational amplifier including means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal that appears on its output terminal;
a first capacitor connected to one of the input terminals of the operational amplifies;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal connected to the output terminal of the operational amplifier, and a VCO
output terminal, the VCO including means for generating the frequency signal F OUT as an output signal of the VCO, the signal F OUT having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of the first capacitor under control of the frequency of the signal F OUT;
wherein an analog electrical current from the sensor applied to the first capacitor tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output voltage of the operational amplifier so as to increase the frequency of the signal F OUT, which increased frequency causes charge to be pumped off of the first capacitor at an increased rate, wherein the operational amplifier forces the frequency of the Fog. signal to whatever rate is needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of the VCO signal varies as a function of the magnitude of the analog electrical current applied to the first capacitor.
a sensor that generates an analog current as a function of a substance or parameter sensed by the sensor;
a current-to-frequency (I/F) converter circuit that converts the analog current generated by the sensor to a frequency signal, F OUT having a frequency that varies as a function of the analog current, said I/F converter circuit comprising:
an operational amplifier having a positive input terminal, a negative input terminal, and an output terminal, 36a the operational amplifier including means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal that appears on its output terminal;
a first capacitor connected to one of the input terminals of the operational amplifies;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal connected to the output terminal of the operational amplifier, and a VCO
output terminal, the VCO including means for generating the frequency signal F OUT as an output signal of the VCO, the signal F OUT having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of the first capacitor under control of the frequency of the signal F OUT;
wherein an analog electrical current from the sensor applied to the first capacitor tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output voltage of the operational amplifier so as to increase the frequency of the signal F OUT, which increased frequency causes charge to be pumped off of the first capacitor at an increased rate, wherein the operational amplifier forces the frequency of the Fog. signal to whatever rate is needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of the VCO signal varies as a function of the magnitude of the analog electrical current applied to the first capacitor.
9. The implantable sensor of Claim 8 wherein the operational amplifier, VCO and charge pump circuit all operate using one supply voltage having a first terminal V+, and a second terminal V-, and wherein the first capacitor is connected between a first input terminal of the operational amplifier and V-, and a second input terminal of the operational amplifier is also connected to V-.
10. The implantable sensor of Claim 9 further including a logic circuitry responsive to the frequency signal F OUT generated by the VCO to control the charge pump circuit to pump the discrete charge off of the first capacitor at least once during each cycle of the F OUT
signal.
signal.
11. The implantable sensor of Claim 10 wherein the discrete charge pumped off of the first capacitor at least once during each cycle of the F OUT signal comprises a charge no greater than about 10 pico-coulombs.
12. In an implantable medical device, a low power current-to-frequency converter comprising:
an operational amplifier having two input terminals and one output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal;
a first capacitor connected to one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output terminal of the operational amplifier, the VCO including means for generating a VCO
signal having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor of the operational amplifier for pumping a discrete charge off of said first capacitor under control of the frequency of said VCO signal;
wherein an electrical current applied to the first capacitor tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output voltage of the operational amplifier so as to increase the frequency of the VCO signal, which increased VCO frequency causes the charge to be pumped off of the first capacitor at an increased rate, wherein the operational amplifier forces the frequency of the VCO
signal to whatever rate is needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of the VCO signal varies as a function of the magnitude of the electrical current applied to the first capacitor.
an operational amplifier having two input terminals and one output terminal, the operational amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal;
a first capacitor connected to one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage-control input terminal being connected to the output terminal of the operational amplifier, the VCO including means for generating a VCO
signal having a frequency that varies as a function of the magnitude of a voltage applied to the voltage-control input;
a charge-pump circuit coupled to the first capacitor of the operational amplifier for pumping a discrete charge off of said first capacitor under control of the frequency of said VCO signal;
wherein an electrical current applied to the first capacitor tends to cause a charge to accumulate on the first capacitor as a function of the magnitude of the electrical current, which charge tends to increase the output voltage of the operational amplifier so as to increase the frequency of the VCO signal, which increased VCO frequency causes the charge to be pumped off of the first capacitor at an increased rate, wherein the operational amplifier forces the frequency of the VCO
signal to whatever rate is needed to maintain the charge on the first capacitor at essentially zero, whereby the frequency of the VCO signal varies as a function of the magnitude of the electrical current applied to the first capacitor.
13. The low power current-to-frequency converter of Claim 12 wherein the operational amplifier, VCO and charge pump circuit all operate using one supply voltage having a first terminal V+, and a second terminal V-, and wherein the first capacitor is connected between a first input terminal of the operational amplifier and V-, and a second input terminal of the operational amplifier is also connected to V-.
14. The low power current-to-frequency converter of Claim 12 wherein the current-to-frequency converter consumes less than about 600 nanoamps (na) of current.
15. The low power current-to-frequency converter of Claim 12 further including a latch logic circuit coupled to the VCO for generating a clock signal for controlling the charge pump circuit to pump the discrete charge off of the first capacitor at least once during each cycle of the clock signal.
16. The low power current-to-frequency converter of Claim 15 wherein the discrete charge pumped off of the first capacitor at least once during each cycle of the clock signal comprises a charge no greater than about 10 pico-coulombs.
17. The low power current-to-frequency converter of Claim 15 wherein the clock signal has a first phase and a second phase, and wherein the charge pump circuit comprises:
a second capacitor;
a first set of switches for charging the second capacitor to a specified reference voltage V REF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the V REF charge that accumulates on the second capacitor during the first phase of the clock signal is pulled off of the first capacitor during the second phase of the clock signal.
a second capacitor;
a first set of switches for charging the second capacitor to a specified reference voltage V REF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the V REF charge that accumulates on the second capacitor during the first phase of the clock signal is pulled off of the first capacitor during the second phase of the clock signal.
18. The low power current-to-frequency converter of Claim 17 wherein the charge pump circuit further includes:
a third capacitor;
additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage V REF during the second phase of the clock signal; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the clock signal;
whereby the V REF charge that accumulates on the third capacitor during the second phase of the clock signal is pulled off of the first capacitor during the first phase of the clock signal.
a third capacitor;
additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage V REF during the second phase of the clock signal; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the clock signal;
whereby the V REF charge that accumulates on the third capacitor during the second phase of the clock signal is pulled off of the first capacitor during the first phase of the clock signal.
19. The very low power current-to-frequency (I/F) converter circuit of Claim 1 wherein the I/F circuit is within the hermetically sealed part of an implantable sensor which comprises a hermetically sealed part and a non-hermetically sealed part, with electrical feedthroughs providing electrical connections between said hermetically sealed part and said non-hermetically sealed part.
20. The implantable sensor of Claim 8 wherein the current-to-frequency converter is within the hermetically sealed part of said implantable sensor which comprises a hermetically sealed part and a non-hermetically sealed part, with electrical feedthroughs providing electrical connections between said hermetically sealed part and said non-hermetically sealed part.
21. The implantable medical device of Claim 12 wherein the low power current-to-frequency converter is within the hermetically sealed part of said medical device which comprises a hermetically sealed part and a non-hermetically sealed part, with electrical feedthroughs providing electrical connections between said hermetically sealed part and said non-hermetically sealed part.
22. A very low power current-to-frequency (I-to-F) converter circuit for use within an implantable device, comprising:
an amplifier having two input terminals and an output terminal, the amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal;
a first capacitor electrically connected to at least one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage control input terminal being connected to the output terminal of the amplifier, the VCO including means for generating a frequency output signal F OUT, having a frequency that varies as a function of the magnitude of a voltage applied to the voltage control input;
a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of said first capacitor under control of the frequency output signal F OUT
generated by the VCO;
logic circuits responsive to the F OUT signal to control the charge pump circuit to pump the discrete charge off of the first capacitor at least once during each cycle of the F OUT signals;
a converter circuit wherein the discrete charge pumped off of the first capacitor at least once during each cycle of the F OUT signal comprises a charge no greater than about 10 pico-coulombs;
an I-to-F converter circuit wherein the logic circuits generate a clock signal from the F OUT signal having a first phase and a second phase, and wherein the charge pump circuit comprises means for generating a reference voltage V REF;
a second capacitor;
a first set of switches for charging the second capacitor to the specified reference voltage V REF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the V REF that accumulates on the second capacitor during the first phase of the clock means for generating a reference voltage V REF, signals is pulled off of the first capacitor during the second phase of the clock signal;
wherein the charge pump circuit further includes:
a third capacitor;
additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage V REF during the second phase of the clock signal; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the clock signal;
whereby the V REF charge that accumulates on the third capacitor during the second phase of the clock signal is pulled off of the first capacitor during the first phase of the clock signal.
an amplifier having two input terminals and an output terminal, the amplifier comprising means for differentially amplifying an electrical signal applied between its two input terminals to provide an amplified output signal appearing on its output terminal;
a first capacitor electrically connected to at least one of the input terminals of the operational amplifier;
a voltage controlled oscillator (VCO) circuit having a voltage-control input terminal and a VCO output terminal, the voltage control input terminal being connected to the output terminal of the amplifier, the VCO including means for generating a frequency output signal F OUT, having a frequency that varies as a function of the magnitude of a voltage applied to the voltage control input;
a charge-pump circuit coupled to the first capacitor that pumps a discrete charge off of said first capacitor under control of the frequency output signal F OUT
generated by the VCO;
logic circuits responsive to the F OUT signal to control the charge pump circuit to pump the discrete charge off of the first capacitor at least once during each cycle of the F OUT signals;
a converter circuit wherein the discrete charge pumped off of the first capacitor at least once during each cycle of the F OUT signal comprises a charge no greater than about 10 pico-coulombs;
an I-to-F converter circuit wherein the logic circuits generate a clock signal from the F OUT signal having a first phase and a second phase, and wherein the charge pump circuit comprises means for generating a reference voltage V REF;
a second capacitor;
a first set of switches for charging the second capacitor to the specified reference voltage V REF during the first phase of the clock signal; and a second set of switches for connecting the second capacitor across the first capacitor with opposing polarity during the second phase of the clock signal;
whereby the V REF that accumulates on the second capacitor during the first phase of the clock means for generating a reference voltage V REF, signals is pulled off of the first capacitor during the second phase of the clock signal;
wherein the charge pump circuit further includes:
a third capacitor;
additional switches as part of the second set of switches for charging the third capacitor to the specified reference voltage V REF during the second phase of the clock signal; and additional switches as part of the first set of switches for connecting the third capacitor across the first capacitor with opposing polarity during the first phase of the clock signal;
whereby the V REF charge that accumulates on the third capacitor during the second phase of the clock signal is pulled off of the first capacitor during the first phase of the clock signal.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/928,868 US5917346A (en) | 1997-09-12 | 1997-09-12 | Low power current to frequency converter circuit for use in implantable sensors |
US08/928,868 | 1997-09-12 | ||
PCT/US1998/018978 WO1999013574A1 (en) | 1997-09-12 | 1998-09-11 | Low power current-to-frequency converter circuit for use in implantable sensors |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2303022A1 CA2303022A1 (en) | 1999-03-18 |
CA2303022C true CA2303022C (en) | 2006-01-24 |
Family
ID=25456908
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002303022A Expired - Lifetime CA2303022C (en) | 1997-09-12 | 1998-09-11 | Low power current-to-frequency converter circuit for use in implantable sensors |
Country Status (7)
Country | Link |
---|---|
US (1) | US5917346A (en) |
EP (1) | EP1012974B1 (en) |
JP (1) | JP3958933B2 (en) |
AU (1) | AU9314698A (en) |
CA (1) | CA2303022C (en) |
DE (1) | DE69819533T2 (en) |
WO (1) | WO1999013574A1 (en) |
Families Citing this family (298)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050033132A1 (en) | 1997-03-04 | 2005-02-10 | Shults Mark C. | Analyte measuring device |
US6558321B1 (en) | 1997-03-04 | 2003-05-06 | Dexcom, Inc. | Systems and methods for remote monitoring and modulation of medical devices |
US6001067A (en) | 1997-03-04 | 1999-12-14 | Shults; Mark C. | Device and method for determining analyte levels |
US7885697B2 (en) | 2004-07-13 | 2011-02-08 | Dexcom, Inc. | Transcutaneous analyte sensor |
US7192450B2 (en) | 2003-05-21 | 2007-03-20 | Dexcom, Inc. | Porous membranes for use with implantable devices |
US7657297B2 (en) * | 2004-05-03 | 2010-02-02 | Dexcom, Inc. | Implantable analyte sensor |
US9155496B2 (en) | 1997-03-04 | 2015-10-13 | Dexcom, Inc. | Low oxygen in vivo analyte sensor |
US7899511B2 (en) | 2004-07-13 | 2011-03-01 | Dexcom, Inc. | Low oxygen in vivo analyte sensor |
US6088608A (en) * | 1997-10-20 | 2000-07-11 | Alfred E. Mann Foundation | Electrochemical sensor and integrity tests therefor |
US8974386B2 (en) | 1998-04-30 | 2015-03-10 | Abbott Diabetes Care Inc. | Analyte monitoring device and methods of use |
US6949816B2 (en) | 2003-04-21 | 2005-09-27 | Motorola, Inc. | Semiconductor component having first surface area for electrically coupling to a semiconductor chip and second surface area for electrically coupling to a substrate, and method of manufacturing same |
US8688188B2 (en) | 1998-04-30 | 2014-04-01 | Abbott Diabetes Care Inc. | Analyte monitoring device and methods of use |
US9066695B2 (en) | 1998-04-30 | 2015-06-30 | Abbott Diabetes Care Inc. | Analyte monitoring device and methods of use |
US8480580B2 (en) | 1998-04-30 | 2013-07-09 | Abbott Diabetes Care Inc. | Analyte monitoring device and methods of use |
US6175752B1 (en) * | 1998-04-30 | 2001-01-16 | Therasense, Inc. | Analyte monitoring device and methods of use |
US8346337B2 (en) | 1998-04-30 | 2013-01-01 | Abbott Diabetes Care Inc. | Analyte monitoring device and methods of use |
US8465425B2 (en) | 1998-04-30 | 2013-06-18 | Abbott Diabetes Care Inc. | Analyte monitoring device and methods of use |
CA2666429A1 (en) * | 1998-10-08 | 2000-04-13 | Medtronic Minimed, Inc. | Telemetered characteristic monitor system |
US7621893B2 (en) | 1998-10-29 | 2009-11-24 | Medtronic Minimed, Inc. | Methods and apparatuses for detecting occlusions in an ambulatory infusion pump |
US7766873B2 (en) | 1998-10-29 | 2010-08-03 | Medtronic Minimed, Inc. | Method and apparatus for detecting occlusions in an ambulatory infusion pump |
US7806886B2 (en) * | 1999-06-03 | 2010-10-05 | Medtronic Minimed, Inc. | Apparatus and method for controlling insulin infusion with state variable feedback |
US6873268B2 (en) | 2000-01-21 | 2005-03-29 | Medtronic Minimed, Inc. | Microprocessor controlled ambulatory medical apparatus with hand held communication device |
US20030060765A1 (en) * | 2000-02-16 | 2003-03-27 | Arthur Campbell | Infusion device menu structure and method of using the same |
JP2001326567A (en) * | 2000-03-10 | 2001-11-22 | Rohm Co Ltd | Mosfet driving circuit |
EP1314249A2 (en) * | 2000-09-01 | 2003-05-28 | Honeywell International Inc. | Multi-channel precision synchronous voltage-to-frequency converter |
JP4212767B2 (en) * | 2000-12-21 | 2009-01-21 | 旭化成エレクトロニクス株式会社 | High-speed current switch circuit and high-frequency current source |
US6560471B1 (en) | 2001-01-02 | 2003-05-06 | Therasense, Inc. | Analyte monitoring device and methods of use |
US7041468B2 (en) | 2001-04-02 | 2006-05-09 | Therasense, Inc. | Blood glucose tracking apparatus and methods |
US6792314B2 (en) * | 2001-06-18 | 2004-09-14 | Alfred E. Mann Foundation For Scientific Research | Miniature implantable array and stimulation system suitable for eyelid stimulation |
US6702857B2 (en) | 2001-07-27 | 2004-03-09 | Dexcom, Inc. | Membrane for use with implantable devices |
US20030032874A1 (en) | 2001-07-27 | 2003-02-13 | Dexcom, Inc. | Sensor head for use with implantable devices |
US6827702B2 (en) | 2001-09-07 | 2004-12-07 | Medtronic Minimed, Inc. | Safety limits for closed-loop infusion pump control |
US6809507B2 (en) | 2001-10-23 | 2004-10-26 | Medtronic Minimed, Inc. | Implantable sensor electrodes and electronic circuitry |
US9282925B2 (en) | 2002-02-12 | 2016-03-15 | Dexcom, Inc. | Systems and methods for replacing signal artifacts in a glucose sensor data stream |
US8364229B2 (en) | 2003-07-25 | 2013-01-29 | Dexcom, Inc. | Analyte sensors having a signal-to-noise ratio substantially unaffected by non-constant noise |
US9247901B2 (en) | 2003-08-22 | 2016-02-02 | Dexcom, Inc. | Systems and methods for replacing signal artifacts in a glucose sensor data stream |
US8260393B2 (en) | 2003-07-25 | 2012-09-04 | Dexcom, Inc. | Systems and methods for replacing signal data artifacts in a glucose sensor data stream |
US8010174B2 (en) | 2003-08-22 | 2011-08-30 | Dexcom, Inc. | Systems and methods for replacing signal artifacts in a glucose sensor data stream |
US10022078B2 (en) | 2004-07-13 | 2018-07-17 | Dexcom, Inc. | Analyte sensor |
US7613491B2 (en) | 2002-05-22 | 2009-11-03 | Dexcom, Inc. | Silicone based membranes for use in implantable glucose sensors |
US20040193229A1 (en) * | 2002-05-17 | 2004-09-30 | Medtronic, Inc. | Gastric electrical stimulation for treatment of gastro-esophageal reflux disease |
US7519428B1 (en) | 2002-06-14 | 2009-04-14 | Advanced Bionics, Llc | Dual-range compliance voltage supply for a multi-channel stimulator |
US8512276B2 (en) * | 2002-07-24 | 2013-08-20 | Medtronic Minimed, Inc. | System for providing blood glucose measurements to an infusion device |
US7278983B2 (en) | 2002-07-24 | 2007-10-09 | Medtronic Minimed, Inc. | Physiological monitoring device for controlling a medication infusion device |
US20040068230A1 (en) | 2002-07-24 | 2004-04-08 | Medtronic Minimed, Inc. | System for providing blood glucose measurements to an infusion device |
US20040122353A1 (en) * | 2002-12-19 | 2004-06-24 | Medtronic Minimed, Inc. | Relay device for transferring information between a sensor system and a fluid delivery system |
EP1578262A4 (en) | 2002-12-31 | 2007-12-05 | Therasense Inc | Continuous glucose monitoring system and methods of use |
US7136704B2 (en) | 2003-04-16 | 2006-11-14 | Alfred E. Mann Foundation For Scientific Research | Blood oxygen monitoring system and a lead therefor |
EP3514238B1 (en) * | 2003-05-16 | 2021-05-05 | Acorda Therapeutics, Inc. | Proteoglycan degrading mutants for treatment of cns |
US7742818B2 (en) * | 2003-05-19 | 2010-06-22 | Medtronic, Inc. | Gastro-electric stimulation for increasing the acidity of gastric secretions or increasing the amounts thereof |
US7620454B2 (en) * | 2003-05-19 | 2009-11-17 | Medtronic, Inc. | Gastro-electric stimulation for reducing the acidity of gastric secretions or reducing the amounts thereof |
US7875293B2 (en) | 2003-05-21 | 2011-01-25 | Dexcom, Inc. | Biointerface membranes incorporating bioactive agents |
US8066639B2 (en) | 2003-06-10 | 2011-11-29 | Abbott Diabetes Care Inc. | Glucose measuring device for use in personal area network |
US9763609B2 (en) | 2003-07-25 | 2017-09-19 | Dexcom, Inc. | Analyte sensors having a signal-to-noise ratio substantially unaffected by non-constant noise |
US8160669B2 (en) | 2003-08-01 | 2012-04-17 | Dexcom, Inc. | Transcutaneous analyte sensor |
US7925321B2 (en) | 2003-08-01 | 2011-04-12 | Dexcom, Inc. | System and methods for processing analyte sensor data |
US8369919B2 (en) | 2003-08-01 | 2013-02-05 | Dexcom, Inc. | Systems and methods for processing sensor data |
US7591801B2 (en) | 2004-02-26 | 2009-09-22 | Dexcom, Inc. | Integrated delivery device for continuous glucose sensor |
US8886273B2 (en) | 2003-08-01 | 2014-11-11 | Dexcom, Inc. | Analyte sensor |
US20190357827A1 (en) | 2003-08-01 | 2019-11-28 | Dexcom, Inc. | Analyte sensor |
US8845536B2 (en) | 2003-08-01 | 2014-09-30 | Dexcom, Inc. | Transcutaneous analyte sensor |
US7774145B2 (en) | 2003-08-01 | 2010-08-10 | Dexcom, Inc. | Transcutaneous analyte sensor |
US8275437B2 (en) | 2003-08-01 | 2012-09-25 | Dexcom, Inc. | Transcutaneous analyte sensor |
US8761856B2 (en) | 2003-08-01 | 2014-06-24 | Dexcom, Inc. | System and methods for processing analyte sensor data |
US20100168657A1 (en) | 2003-08-01 | 2010-07-01 | Dexcom, Inc. | System and methods for processing analyte sensor data |
US6931327B2 (en) | 2003-08-01 | 2005-08-16 | Dexcom, Inc. | System and methods for processing analyte sensor data |
US20140121989A1 (en) | 2003-08-22 | 2014-05-01 | Dexcom, Inc. | Systems and methods for processing analyte sensor data |
US7920906B2 (en) | 2005-03-10 | 2011-04-05 | Dexcom, Inc. | System and methods for processing analyte sensor data for sensor calibration |
US7418292B2 (en) * | 2003-10-01 | 2008-08-26 | Medtronic, Inc. | Device and method for attenuating an immune response |
US20050075702A1 (en) * | 2003-10-01 | 2005-04-07 | Medtronic, Inc. | Device and method for inhibiting release of pro-inflammatory mediator |
WO2005041767A2 (en) * | 2003-11-03 | 2005-05-12 | Microchips, Inc. | Medical device for sensing glucose |
WO2005051170A2 (en) | 2003-11-19 | 2005-06-09 | Dexcom, Inc. | Integrated receiver for continuous analyte sensor |
US9247900B2 (en) | 2004-07-13 | 2016-02-02 | Dexcom, Inc. | Analyte sensor |
US8364231B2 (en) | 2006-10-04 | 2013-01-29 | Dexcom, Inc. | Analyte sensor |
US8774886B2 (en) | 2006-10-04 | 2014-07-08 | Dexcom, Inc. | Analyte sensor |
US8423114B2 (en) | 2006-10-04 | 2013-04-16 | Dexcom, Inc. | Dual electrode system for a continuous analyte sensor |
EP2239566B1 (en) | 2003-12-05 | 2014-04-23 | DexCom, Inc. | Calibration techniques for a continuous analyte sensor |
US11633133B2 (en) | 2003-12-05 | 2023-04-25 | Dexcom, Inc. | Dual electrode system for a continuous analyte sensor |
WO2005057175A2 (en) | 2003-12-09 | 2005-06-23 | Dexcom, Inc. | Signal processing for continuous analyte sensor |
US7637868B2 (en) | 2004-01-12 | 2009-12-29 | Dexcom, Inc. | Composite material for implantable device |
US7286884B2 (en) | 2004-01-16 | 2007-10-23 | Medtronic, Inc. | Implantable lead including sensor |
CA2556331A1 (en) | 2004-02-17 | 2005-09-29 | Therasense, Inc. | Method and system for providing data communication in continuous glucose monitoring and management system |
US8808228B2 (en) | 2004-02-26 | 2014-08-19 | Dexcom, Inc. | Integrated medicament delivery device for use with continuous analyte sensor |
US8792955B2 (en) | 2004-05-03 | 2014-07-29 | Dexcom, Inc. | Transcutaneous analyte sensor |
US20050267440A1 (en) * | 2004-06-01 | 2005-12-01 | Herman Stephen J | Devices and methods for measuring and enhancing drug or analyte transport to/from medical implant |
US20070100222A1 (en) * | 2004-06-14 | 2007-05-03 | Metronic Minimed, Inc. | Analyte sensing apparatus for hospital use |
US7344500B2 (en) | 2004-07-27 | 2008-03-18 | Medtronic Minimed, Inc. | Sensing system with auxiliary display |
US7146939B2 (en) * | 2004-09-14 | 2006-12-12 | Federal-Mogul Worldwide, Inc. | Anti-cavitation diesel cylinder liner |
US7303543B1 (en) * | 2004-12-03 | 2007-12-04 | Medtronic Minimed, Inc. | Medication infusion set |
JP2008524496A (en) * | 2004-12-16 | 2008-07-10 | インディペンデント ナチュラル リソーシーズ, インコーポレイテッド | Buoyancy pump power system |
US7704229B2 (en) * | 2005-02-03 | 2010-04-27 | Medtronic Minimed, Inc. | Insertion device |
US20060184104A1 (en) * | 2005-02-15 | 2006-08-17 | Medtronic Minimed, Inc. | Needle guard |
US8133178B2 (en) | 2006-02-22 | 2012-03-13 | Dexcom, Inc. | Analyte sensor |
US8112240B2 (en) | 2005-04-29 | 2012-02-07 | Abbott Diabetes Care Inc. | Method and apparatus for providing leak detection in data monitoring and management systems |
US20060272652A1 (en) * | 2005-06-03 | 2006-12-07 | Medtronic Minimed, Inc. | Virtual patient software system for educating and treating individuals with diabetes |
US20070033074A1 (en) * | 2005-06-03 | 2007-02-08 | Medtronic Minimed, Inc. | Therapy management system |
US20070016449A1 (en) * | 2005-06-29 | 2007-01-18 | Gary Cohen | Flexible glucose analysis using varying time report deltas and configurable glucose target ranges |
US20070066956A1 (en) * | 2005-07-27 | 2007-03-22 | Medtronic Minimed, Inc. | Systems and methods for entering temporary basal rate pattern in an infusion device |
US20090227855A1 (en) | 2005-08-16 | 2009-09-10 | Medtronic Minimed, Inc. | Controller device for an infusion pump |
US20070093786A1 (en) * | 2005-08-16 | 2007-04-26 | Medtronic Minimed, Inc. | Watch controller for a medical device |
US7737581B2 (en) * | 2005-08-16 | 2010-06-15 | Medtronic Minimed, Inc. | Method and apparatus for predicting end of battery life |
US20070060870A1 (en) * | 2005-08-16 | 2007-03-15 | Tolle Mike Charles V | Controller device for an infusion pump |
US20070060869A1 (en) * | 2005-08-16 | 2007-03-15 | Tolle Mike C V | Controller device for an infusion pump |
DE102005043376B4 (en) | 2005-09-12 | 2013-08-01 | Austriamicrosystems Ag | Oscillator arrangement and method for generating a periodic signal |
US7713240B2 (en) | 2005-09-13 | 2010-05-11 | Medtronic Minimed, Inc. | Modular external infusion device |
US7725148B2 (en) * | 2005-09-23 | 2010-05-25 | Medtronic Minimed, Inc. | Sensor with layered electrodes |
US9072476B2 (en) | 2005-09-23 | 2015-07-07 | Medtronic Minimed, Inc. | Flexible sensor apparatus |
US7766829B2 (en) | 2005-11-04 | 2010-08-03 | Abbott Diabetes Care Inc. | Method and system for providing basal profile modification in analyte monitoring and management systems |
US20100204766A1 (en) * | 2005-12-22 | 2010-08-12 | Mark Zdeblick | Implantable integrated circuit |
US8114269B2 (en) | 2005-12-30 | 2012-02-14 | Medtronic Minimed, Inc. | System and method for determining the point of hydration and proper time to apply potential to a glucose sensor |
US8114268B2 (en) * | 2005-12-30 | 2012-02-14 | Medtronic Minimed, Inc. | Method and system for remedying sensor malfunctions detected by electrochemical impedance spectroscopy |
US7774038B2 (en) | 2005-12-30 | 2010-08-10 | Medtronic Minimed, Inc. | Real-time self-calibrating sensor system and method |
US20070173712A1 (en) * | 2005-12-30 | 2007-07-26 | Medtronic Minimed, Inc. | Method of and system for stabilization of sensors |
US20070169533A1 (en) * | 2005-12-30 | 2007-07-26 | Medtronic Minimed, Inc. | Methods and systems for detecting the hydration of sensors |
US7985330B2 (en) * | 2005-12-30 | 2011-07-26 | Medtronic Minimed, Inc. | Method and system for detecting age, hydration, and functional states of sensors using electrochemical impedance spectroscopy |
US9757061B2 (en) | 2006-01-17 | 2017-09-12 | Dexcom, Inc. | Low oxygen in vivo analyte sensor |
EP1991110B1 (en) | 2006-03-09 | 2018-11-07 | DexCom, Inc. | Systems and methods for processing analyte sensor data |
US7620438B2 (en) | 2006-03-31 | 2009-11-17 | Abbott Diabetes Care Inc. | Method and system for powering an electronic device |
US8226891B2 (en) | 2006-03-31 | 2012-07-24 | Abbott Diabetes Care Inc. | Analyte monitoring devices and methods therefor |
US7548133B2 (en) * | 2006-04-06 | 2009-06-16 | Preco Electronics, Inc. | Modulation of an RF transmit signal |
US20070247254A1 (en) * | 2006-04-06 | 2007-10-25 | Preco Electronics, Inc. | Modulation of an RF Transmit Signal |
US8073008B2 (en) | 2006-04-28 | 2011-12-06 | Medtronic Minimed, Inc. | Subnetwork synchronization and variable transmit synchronization techniques for a wireless medical device network |
US20070255125A1 (en) * | 2006-04-28 | 2007-11-01 | Moberg Sheldon B | Monitor devices for networked fluid infusion systems |
JP2009544338A (en) | 2006-05-02 | 2009-12-17 | プロテウス バイオメディカル インコーポレイテッド | Treatment regimen customized to the patient |
WO2007143225A2 (en) | 2006-06-07 | 2007-12-13 | Abbott Diabetes Care, Inc. | Analyte monitoring system and method |
EP2083680B1 (en) | 2006-10-25 | 2016-08-10 | Proteus Digital Health, Inc. | Controlled activation ingestible identifier |
US20080139910A1 (en) * | 2006-12-06 | 2008-06-12 | Metronic Minimed, Inc. | Analyte sensor and method of using the same |
US10154804B2 (en) | 2007-01-31 | 2018-12-18 | Medtronic Minimed, Inc. | Model predictive method and system for controlling and supervising insulin infusion |
ES2930588T3 (en) * | 2007-02-01 | 2022-12-19 | Otsuka Pharma Co Ltd | Ingestible Event Marker Systems |
KR101528748B1 (en) | 2007-02-14 | 2015-06-15 | 프로테우스 디지털 헬스, 인코포레이티드 | In-body power source having high surface area electrode |
US8930203B2 (en) | 2007-02-18 | 2015-01-06 | Abbott Diabetes Care Inc. | Multi-function analyte test device and methods therefor |
US8732188B2 (en) | 2007-02-18 | 2014-05-20 | Abbott Diabetes Care Inc. | Method and system for providing contextual based medication dosage determination |
US8123686B2 (en) | 2007-03-01 | 2012-02-28 | Abbott Diabetes Care Inc. | Method and apparatus for providing rolling data in communication systems |
US20080269714A1 (en) | 2007-04-25 | 2008-10-30 | Medtronic Minimed, Inc. | Closed loop/semi-closed loop therapy modification system |
US20080269723A1 (en) * | 2007-04-25 | 2008-10-30 | Medtronic Minimed, Inc. | Closed loop/semi-closed loop therapy modification system |
US7928850B2 (en) | 2007-05-08 | 2011-04-19 | Abbott Diabetes Care Inc. | Analyte monitoring system and methods |
US8461985B2 (en) | 2007-05-08 | 2013-06-11 | Abbott Diabetes Care Inc. | Analyte monitoring system and methods |
US8665091B2 (en) | 2007-05-08 | 2014-03-04 | Abbott Diabetes Care Inc. | Method and device for determining elapsed sensor life |
US8456301B2 (en) | 2007-05-08 | 2013-06-04 | Abbott Diabetes Care Inc. | Analyte monitoring system and methods |
US20200037875A1 (en) | 2007-05-18 | 2020-02-06 | Dexcom, Inc. | Analyte sensors having a signal-to-noise ratio substantially unaffected by non-constant noise |
US8115618B2 (en) | 2007-05-24 | 2012-02-14 | Proteus Biomedical, Inc. | RFID antenna for in-body device |
US20080300572A1 (en) * | 2007-06-01 | 2008-12-04 | Medtronic Minimed, Inc. | Wireless monitor for a personal medical device system |
CA2688184A1 (en) | 2007-06-08 | 2008-12-18 | Dexcom, Inc. | Integrated medicament delivery device for use with continuous analyte sensor |
US9452258B2 (en) | 2007-10-09 | 2016-09-27 | Dexcom, Inc. | Integrated insulin delivery system with continuous glucose sensor |
US8417312B2 (en) | 2007-10-25 | 2013-04-09 | Dexcom, Inc. | Systems and methods for processing sensor data |
US20090112626A1 (en) * | 2007-10-30 | 2009-04-30 | Cary Talbot | Remote wireless monitoring, processing, and communication of patient data |
EP2222700A2 (en) | 2007-11-27 | 2010-09-01 | Medtronic, Inc. | Humanized anti-amyloid beta antibodies |
US8313467B2 (en) | 2007-12-27 | 2012-11-20 | Medtronic Minimed, Inc. | Reservoir pressure equalization systems and methods |
WO2009102972A1 (en) * | 2008-02-15 | 2009-08-20 | Cardiac Pacemakers, Inc. | Modular, zone-specific medical electrical lead design |
EP2252364B1 (en) * | 2008-02-15 | 2012-06-20 | Cardiac Pacemakers, Inc. | Medical electrical lead with proximal armoring |
CA2715628A1 (en) | 2008-02-21 | 2009-08-27 | Dexcom, Inc. | Systems and methods for processing, transmitting and displaying sensor data |
US20090240099A1 (en) * | 2008-02-29 | 2009-09-24 | Otologics, Llc | Bi-modal cochlea stimulation |
US9295786B2 (en) | 2008-05-28 | 2016-03-29 | Medtronic Minimed, Inc. | Needle protective device for subcutaneous sensors |
EP2138815B1 (en) * | 2008-06-25 | 2013-11-20 | Semiconductor Energy Laboratory Co, Ltd. | Photometric device |
MY154234A (en) | 2008-07-08 | 2015-05-15 | Proteus Digital Health Inc | Ingestible event marker data framework |
US20100069997A1 (en) * | 2008-09-16 | 2010-03-18 | Otologics, Llc | Neurostimulation apparatus |
US8208973B2 (en) * | 2008-11-05 | 2012-06-26 | Medtronic Minimed, Inc. | System and method for variable beacon timing with wireless devices |
US9801575B2 (en) | 2011-04-15 | 2017-10-31 | Dexcom, Inc. | Advanced analyte sensor calibration and error detection |
WO2013012869A1 (en) | 2011-07-21 | 2013-01-24 | Proteus Digital Health, Inc. | Mobile communication device, system, and method |
US8279011B2 (en) * | 2008-12-17 | 2012-10-02 | Modiotek Co., Ltd. | Amplifier circuit and method of signal amplification |
US9330237B2 (en) * | 2008-12-24 | 2016-05-03 | Medtronic Minimed, Inc. | Pattern recognition and filtering in a therapy management system |
US20100160740A1 (en) * | 2008-12-24 | 2010-06-24 | Gary Cohen | Use of Patterns in a Therapy Management System |
JP2012514799A (en) | 2009-01-06 | 2012-06-28 | プロテウス バイオメディカル インコーポレイテッド | Methods and systems for ingestion related biofeedback and individual pharmacotherapy |
US8103456B2 (en) | 2009-01-29 | 2012-01-24 | Abbott Diabetes Care Inc. | Method and device for early signal attenuation detection using blood glucose measurements |
US9044588B2 (en) * | 2009-04-16 | 2015-06-02 | Cochlear Limited | Reference electrode apparatus and method for neurostimulation implants |
US9226701B2 (en) | 2009-04-28 | 2016-01-05 | Abbott Diabetes Care Inc. | Error detection in critical repeating data in a wireless sensor system |
WO2010138856A1 (en) | 2009-05-29 | 2010-12-02 | Abbott Diabetes Care Inc. | Medical device antenna systems having external antenna configurations |
US9131885B2 (en) | 2009-07-02 | 2015-09-15 | Dexcom, Inc. | Analyte sensors and methods of manufacturing same |
US8344847B2 (en) | 2009-07-09 | 2013-01-01 | Medtronic Minimed, Inc. | Coordination of control commands in a medical device system having at least one therapy delivery device and at least one wireless controller device |
EP2473099A4 (en) | 2009-08-31 | 2015-01-14 | Abbott Diabetes Care Inc | Analyte monitoring system and methods for managing power and noise |
US9314195B2 (en) | 2009-08-31 | 2016-04-19 | Abbott Diabetes Care Inc. | Analyte signal processing device and methods |
US8487758B2 (en) | 2009-09-02 | 2013-07-16 | Medtronic Minimed, Inc. | Medical device having an intelligent alerting scheme, and related operating methods |
WO2011041469A1 (en) | 2009-09-29 | 2011-04-07 | Abbott Diabetes Care Inc. | Method and apparatus for providing notification function in analyte monitoring systems |
US8386042B2 (en) | 2009-11-03 | 2013-02-26 | Medtronic Minimed, Inc. | Omnidirectional accelerometer device and medical device incorporating same |
TWI517050B (en) | 2009-11-04 | 2016-01-11 | 普羅托斯數位健康公司 | System for supply chain management |
US8574201B2 (en) | 2009-12-22 | 2013-11-05 | Medtronic Minimed, Inc. | Syringe piston with check valve seal |
US20110152970A1 (en) * | 2009-12-23 | 2011-06-23 | Medtronic Minimed, Inc. | Location-based ranking and switching of wireless channels in a body area network of medical devices |
US8755269B2 (en) | 2009-12-23 | 2014-06-17 | Medtronic Minimed, Inc. | Ranking and switching of wireless channels in a body area network of medical devices |
US8396563B2 (en) | 2010-01-29 | 2013-03-12 | Medtronic, Inc. | Clock synchronization in an implantable medical device system |
TWI557672B (en) | 2010-05-19 | 2016-11-11 | 波提亞斯數位康健公司 | Computer system and computer-implemented method to track medication from manufacturer to a patient, apparatus and method for confirming delivery of medication to a patient, patient interface device |
WO2011149461A1 (en) | 2010-05-27 | 2011-12-01 | Medtronic, Inc. | Anti-amyloid beta antibodies conjugated to sialic acid-containing molecules |
US8603032B2 (en) | 2010-10-15 | 2013-12-10 | Medtronic Minimed, Inc. | Medical device with membrane keypad sealing element, and related manufacturing method |
US8562565B2 (en) | 2010-10-15 | 2013-10-22 | Medtronic Minimed, Inc. | Battery shock absorber for a portable medical device |
US8603033B2 (en) | 2010-10-15 | 2013-12-10 | Medtronic Minimed, Inc. | Medical device and related assembly having an offset element for a piezoelectric speaker |
US8474332B2 (en) | 2010-10-20 | 2013-07-02 | Medtronic Minimed, Inc. | Sensor assembly and medical device incorporating same |
US8495918B2 (en) | 2010-10-20 | 2013-07-30 | Medtronic Minimed, Inc. | Sensor assembly and medical device incorporating same |
US8479595B2 (en) | 2010-10-20 | 2013-07-09 | Medtronic Minimed, Inc. | Sensor assembly and medical device incorporating same |
US8628510B2 (en) | 2010-12-22 | 2014-01-14 | Medtronic Minimed, Inc. | Monitoring the operating health of a force sensor in a fluid infusion device |
US8469942B2 (en) | 2010-12-22 | 2013-06-25 | Medtronic Minimed, Inc. | Occlusion detection for a fluid infusion device |
US8197444B1 (en) | 2010-12-22 | 2012-06-12 | Medtronic Minimed, Inc. | Monitoring the seating status of a fluid reservoir in a fluid infusion device |
US8690855B2 (en) | 2010-12-22 | 2014-04-08 | Medtronic Minimed, Inc. | Fluid reservoir seating procedure for a fluid infusion device |
US9283318B2 (en) | 2011-02-22 | 2016-03-15 | Medtronic Minimed, Inc. | Flanged sealing element and needle guide pin assembly for a fluid infusion device having a needled fluid reservoir |
US8870829B2 (en) | 2011-02-22 | 2014-10-28 | Medtronic Minimed, Inc. | Fluid infusion device and related sealing assembly for a needleless fluid reservoir |
US9393399B2 (en) | 2011-02-22 | 2016-07-19 | Medtronic Minimed, Inc. | Sealing assembly for a fluid reservoir of a fluid infusion device |
US9463309B2 (en) | 2011-02-22 | 2016-10-11 | Medtronic Minimed, Inc. | Sealing assembly and structure for a fluid infusion device having a needled fluid reservoir |
US8614596B2 (en) | 2011-02-28 | 2013-12-24 | Medtronic Minimed, Inc. | Systems and methods for initializing a voltage bus and medical devices incorporating same |
US9101305B2 (en) | 2011-03-09 | 2015-08-11 | Medtronic Minimed, Inc. | Glucose sensor product and related manufacturing and packaging methods |
US9018893B2 (en) | 2011-03-18 | 2015-04-28 | Medtronic Minimed, Inc. | Power control techniques for an electronic device |
US8564447B2 (en) | 2011-03-18 | 2013-10-22 | Medtronic Minimed, Inc. | Battery life indication techniques for an electronic device |
WO2015112603A1 (en) | 2014-01-21 | 2015-07-30 | Proteus Digital Health, Inc. | Masticable ingestible product and communication system therefor |
US9756874B2 (en) | 2011-07-11 | 2017-09-12 | Proteus Digital Health, Inc. | Masticable ingestible product and communication system therefor |
JP6443802B2 (en) | 2011-11-07 | 2018-12-26 | アボット ダイアベティス ケア インコーポレイテッドAbbott Diabetes Care Inc. | Analyte monitoring apparatus and method |
US9610401B2 (en) | 2012-01-13 | 2017-04-04 | Medtronic Minimed, Inc. | Infusion set component with modular fluid channel element |
US8603027B2 (en) | 2012-03-20 | 2013-12-10 | Medtronic Minimed, Inc. | Occlusion detection using pulse-width modulation and medical device incorporating same |
US8523803B1 (en) | 2012-03-20 | 2013-09-03 | Medtronic Minimed, Inc. | Motor health monitoring and medical device incorporating same |
US8603026B2 (en) | 2012-03-20 | 2013-12-10 | Medtronic Minimed, Inc. | Dynamic pulse-width modulation motor control and medical device incorporating same |
US10391242B2 (en) | 2012-06-07 | 2019-08-27 | Medtronic Minimed, Inc. | Diabetes therapy management system for recommending bolus calculator adjustments |
US9333292B2 (en) | 2012-06-26 | 2016-05-10 | Medtronic Minimed, Inc. | Mechanically actuated fluid infusion device |
US8808269B2 (en) | 2012-08-21 | 2014-08-19 | Medtronic Minimed, Inc. | Reservoir plunger position monitoring and medical device incorporating same |
US9878096B2 (en) | 2012-08-30 | 2018-01-30 | Medtronic Minimed, Inc. | Generation of target glucose values for a closed-loop operating mode of an insulin infusion system |
US9662445B2 (en) | 2012-08-30 | 2017-05-30 | Medtronic Minimed, Inc. | Regulating entry into a closed-loop operating mode of an insulin infusion system |
US10130767B2 (en) | 2012-08-30 | 2018-11-20 | Medtronic Minimed, Inc. | Sensor model supervisor for a closed-loop insulin infusion system |
US20140066884A1 (en) | 2012-08-30 | 2014-03-06 | Medtronic Minimed, Inc. | Sensor model supervisor for a closed-loop insulin infusion system |
US10496797B2 (en) | 2012-08-30 | 2019-12-03 | Medtronic Minimed, Inc. | Blood glucose validation for a closed-loop operating mode of an insulin infusion system |
US9623179B2 (en) | 2012-08-30 | 2017-04-18 | Medtronic Minimed, Inc. | Safeguarding techniques for a closed-loop insulin infusion system |
US9849239B2 (en) | 2012-08-30 | 2017-12-26 | Medtronic Minimed, Inc. | Generation and application of an insulin limit for a closed-loop operating mode of an insulin infusion system |
US9968306B2 (en) | 2012-09-17 | 2018-05-15 | Abbott Diabetes Care Inc. | Methods and apparatuses for providing adverse condition notification with enhanced wireless communication range in analyte monitoring systems |
US8870818B2 (en) | 2012-11-15 | 2014-10-28 | Medtronic Minimed, Inc. | Systems and methods for alignment and detection of a consumable component |
US9033924B2 (en) | 2013-01-18 | 2015-05-19 | Medtronic Minimed, Inc. | Systems for fluid reservoir retention |
US9522223B2 (en) | 2013-01-18 | 2016-12-20 | Medtronic Minimed, Inc. | Systems for fluid reservoir retention |
US9107994B2 (en) | 2013-01-18 | 2015-08-18 | Medtronic Minimed, Inc. | Systems for fluid reservoir retention |
US9308321B2 (en) | 2013-02-18 | 2016-04-12 | Medtronic Minimed, Inc. | Infusion device having gear assembly initialization |
US11744481B2 (en) | 2013-03-15 | 2023-09-05 | Otsuka Pharmaceutical Co., Ltd. | System, apparatus and methods for data collection and assessing outcomes |
US8920381B2 (en) | 2013-04-12 | 2014-12-30 | Medtronic Minimed, Inc. | Infusion set with improved bore configuration |
US9433731B2 (en) | 2013-07-19 | 2016-09-06 | Medtronic Minimed, Inc. | Detecting unintentional motor motion and infusion device incorporating same |
US9402949B2 (en) | 2013-08-13 | 2016-08-02 | Medtronic Minimed, Inc. | Detecting conditions associated with medical device operations using matched filters |
TWM480212U (en) * | 2013-08-16 | 2014-06-11 | Min-Chuan Lin | Integrated circuit with multi-readout voltage to frequency transformation |
US9880528B2 (en) | 2013-08-21 | 2018-01-30 | Medtronic Minimed, Inc. | Medical devices and related updating methods and systems |
US9889257B2 (en) | 2013-08-21 | 2018-02-13 | Medtronic Minimed, Inc. | Systems and methods for updating medical devices |
US9259528B2 (en) | 2013-08-22 | 2016-02-16 | Medtronic Minimed, Inc. | Fluid infusion device with safety coupling |
US10084880B2 (en) | 2013-11-04 | 2018-09-25 | Proteus Digital Health, Inc. | Social media networking based on physiologic information |
US9750878B2 (en) | 2013-12-11 | 2017-09-05 | Medtronic Minimed, Inc. | Closed-loop control of glucose according to a predicted blood glucose trajectory |
US9750877B2 (en) | 2013-12-11 | 2017-09-05 | Medtronic Minimed, Inc. | Predicted time to assess and/or control a glycemic state |
US9849240B2 (en) | 2013-12-12 | 2017-12-26 | Medtronic Minimed, Inc. | Data modification for predictive operations and devices incorporating same |
US10105488B2 (en) | 2013-12-12 | 2018-10-23 | Medtronic Minimed, Inc. | Predictive infusion device operations and related methods and systems |
US9694132B2 (en) | 2013-12-19 | 2017-07-04 | Medtronic Minimed, Inc. | Insertion device for insertion set |
US9399096B2 (en) | 2014-02-06 | 2016-07-26 | Medtronic Minimed, Inc. | Automatic closed-loop control adjustments and infusion systems incorporating same |
US9861748B2 (en) | 2014-02-06 | 2018-01-09 | Medtronic Minimed, Inc. | User-configurable closed-loop notifications and infusion systems incorporating same |
US9610402B2 (en) | 2014-03-24 | 2017-04-04 | Medtronic Minimed, Inc. | Transcutaneous conduit insertion mechanism with a living hinge for use with a fluid infusion patch pump device |
US10001450B2 (en) | 2014-04-18 | 2018-06-19 | Medtronic Minimed, Inc. | Nonlinear mapping technique for a physiological characteristic sensor |
US10232113B2 (en) | 2014-04-24 | 2019-03-19 | Medtronic Minimed, Inc. | Infusion devices and related methods and systems for regulating insulin on board |
US9681828B2 (en) | 2014-05-01 | 2017-06-20 | Medtronic Minimed, Inc. | Physiological characteristic sensors and methods for forming such sensors |
US10275572B2 (en) | 2014-05-01 | 2019-04-30 | Medtronic Minimed, Inc. | Detecting blockage of a reservoir cavity during a seating operation of a fluid infusion device |
US10152049B2 (en) | 2014-05-19 | 2018-12-11 | Medtronic Minimed, Inc. | Glucose sensor health monitoring and related methods and systems |
US10007765B2 (en) | 2014-05-19 | 2018-06-26 | Medtronic Minimed, Inc. | Adaptive signal processing for infusion devices and related methods and systems |
US10274349B2 (en) | 2014-05-19 | 2019-04-30 | Medtronic Minimed, Inc. | Calibration factor adjustments for infusion devices and related methods and systems |
US9833563B2 (en) | 2014-09-26 | 2017-12-05 | Medtronic Minimed, Inc. | Systems for managing reservoir chamber pressure |
US9839753B2 (en) | 2014-09-26 | 2017-12-12 | Medtronic Minimed, Inc. | Systems for managing reservoir chamber pressure |
US10279126B2 (en) | 2014-10-07 | 2019-05-07 | Medtronic Minimed, Inc. | Fluid conduit assembly with gas trapping filter in the fluid flow path |
US9833564B2 (en) | 2014-11-25 | 2017-12-05 | Medtronic Minimed, Inc. | Fluid conduit assembly with air venting features |
US9987420B2 (en) | 2014-11-26 | 2018-06-05 | Medtronic Minimed, Inc. | Systems and methods for fluid infusion device with automatic reservoir fill |
US10195341B2 (en) | 2014-11-26 | 2019-02-05 | Medtronic Minimed, Inc. | Systems and methods for fluid infusion device with automatic reservoir fill |
US9943645B2 (en) | 2014-12-04 | 2018-04-17 | Medtronic Minimed, Inc. | Methods for operating mode transitions and related infusion devices and systems |
US9636453B2 (en) | 2014-12-04 | 2017-05-02 | Medtronic Minimed, Inc. | Advance diagnosis of infusion device operating mode viability |
US9937292B2 (en) | 2014-12-09 | 2018-04-10 | Medtronic Minimed, Inc. | Systems for filling a fluid infusion device reservoir |
US10265031B2 (en) | 2014-12-19 | 2019-04-23 | Medtronic Minimed, Inc. | Infusion devices and related methods and systems for automatic alert clearing |
US10307535B2 (en) | 2014-12-19 | 2019-06-04 | Medtronic Minimed, Inc. | Infusion devices and related methods and systems for preemptive alerting |
US10307528B2 (en) | 2015-03-09 | 2019-06-04 | Medtronic Minimed, Inc. | Extensible infusion devices and related methods |
US10449298B2 (en) | 2015-03-26 | 2019-10-22 | Medtronic Minimed, Inc. | Fluid injection devices and related methods |
US9999721B2 (en) | 2015-05-26 | 2018-06-19 | Medtronic Minimed, Inc. | Error handling in infusion devices with distributed motor control and related operating methods |
US10137243B2 (en) | 2015-05-26 | 2018-11-27 | Medtronic Minimed, Inc. | Infusion devices with distributed motor control and related operating methods |
US10575767B2 (en) | 2015-05-29 | 2020-03-03 | Medtronic Minimed, Inc. | Method for monitoring an analyte, analyte sensor and analyte monitoring apparatus |
US9987425B2 (en) | 2015-06-22 | 2018-06-05 | Medtronic Minimed, Inc. | Occlusion detection techniques for a fluid infusion device having a rotary pump mechanism and sensor contact elements |
US10010668B2 (en) | 2015-06-22 | 2018-07-03 | Medtronic Minimed, Inc. | Occlusion detection techniques for a fluid infusion device having a rotary pump mechanism and a force sensor |
US9878095B2 (en) | 2015-06-22 | 2018-01-30 | Medtronic Minimed, Inc. | Occlusion detection techniques for a fluid infusion device having a rotary pump mechanism and multiple sensor contact elements |
US9993594B2 (en) | 2015-06-22 | 2018-06-12 | Medtronic Minimed, Inc. | Occlusion detection techniques for a fluid infusion device having a rotary pump mechanism and rotor position sensors |
US9879668B2 (en) | 2015-06-22 | 2018-01-30 | Medtronic Minimed, Inc. | Occlusion detection techniques for a fluid infusion device having a rotary pump mechanism and an optical sensor |
US10463297B2 (en) | 2015-08-21 | 2019-11-05 | Medtronic Minimed, Inc. | Personalized event detection methods and related devices and systems |
US10201657B2 (en) | 2015-08-21 | 2019-02-12 | Medtronic Minimed, Inc. | Methods for providing sensor site rotation feedback and related infusion devices and systems |
US20170053552A1 (en) | 2015-08-21 | 2017-02-23 | Medtronic Minimed, Inc. | Management and prioritization of the delivery of glycemic insight messages |
US10543314B2 (en) | 2015-08-21 | 2020-01-28 | Medtronic Minimed, Inc. | Personalized parameter modeling with signal calibration based on historical data |
US10293108B2 (en) | 2015-08-21 | 2019-05-21 | Medtronic Minimed, Inc. | Infusion devices and related patient ratio adjustment methods |
JP6213538B2 (en) * | 2015-09-24 | 2017-10-18 | 横河電機株式会社 | Signal processing circuit |
US10117992B2 (en) | 2015-09-29 | 2018-11-06 | Medtronic Minimed, Inc. | Infusion devices and related rescue detection methods |
US11666702B2 (en) | 2015-10-19 | 2023-06-06 | Medtronic Minimed, Inc. | Medical devices and related event pattern treatment recommendation methods |
US11501867B2 (en) | 2015-10-19 | 2022-11-15 | Medtronic Minimed, Inc. | Medical devices and related event pattern presentation methods |
US10146911B2 (en) | 2015-10-23 | 2018-12-04 | Medtronic Minimed, Inc. | Medical devices and related methods and systems for data transfer |
US10037722B2 (en) | 2015-11-03 | 2018-07-31 | Medtronic Minimed, Inc. | Detecting breakage in a display element |
US10449306B2 (en) | 2015-11-25 | 2019-10-22 | Medtronics Minimed, Inc. | Systems for fluid delivery with wicking membrane |
US10589038B2 (en) | 2016-04-27 | 2020-03-17 | Medtronic Minimed, Inc. | Set connector systems for venting a fluid reservoir |
KR102051875B1 (en) | 2016-07-22 | 2019-12-04 | 프로테우스 디지털 헬스, 인코포레이티드 | Electromagnetic detection and detection of ingestible event markers |
US10340957B2 (en) | 2016-10-28 | 2019-07-02 | Avago Technologies International Sales Pte. Limited | Methods and devices for monitoring optical signals |
US11097051B2 (en) | 2016-11-04 | 2021-08-24 | Medtronic Minimed, Inc. | Methods and apparatus for detecting and reacting to insufficient hypoglycemia response |
US10238030B2 (en) | 2016-12-06 | 2019-03-26 | Medtronic Minimed, Inc. | Wireless medical device with a complementary split ring resonator arrangement for suppression of electromagnetic interference |
KR20180072313A (en) * | 2016-12-21 | 2018-06-29 | 에스케이하이닉스 주식회사 | Capacitance sensing circuits |
US10272201B2 (en) | 2016-12-22 | 2019-04-30 | Medtronic Minimed, Inc. | Insertion site monitoring methods and related infusion devices and systems |
US10500135B2 (en) | 2017-01-30 | 2019-12-10 | Medtronic Minimed, Inc. | Fluid reservoir and systems for filling a fluid reservoir of a fluid infusion device |
US10532165B2 (en) | 2017-01-30 | 2020-01-14 | Medtronic Minimed, Inc. | Fluid reservoir and systems for filling a fluid reservoir of a fluid infusion device |
US10363365B2 (en) | 2017-02-07 | 2019-07-30 | Medtronic Minimed, Inc. | Infusion devices and related consumable calibration methods |
US10552580B2 (en) | 2017-02-07 | 2020-02-04 | Medtronic Minimed, Inc. | Infusion system consumables and related calibration methods |
US10646649B2 (en) | 2017-02-21 | 2020-05-12 | Medtronic Minimed, Inc. | Infusion devices and fluid identification apparatuses and methods |
US11207463B2 (en) | 2017-02-21 | 2021-12-28 | Medtronic Minimed, Inc. | Apparatuses, systems, and methods for identifying an infusate in a reservoir of an infusion device |
US11331022B2 (en) | 2017-10-24 | 2022-05-17 | Dexcom, Inc. | Pre-connected analyte sensors |
US20190120785A1 (en) | 2017-10-24 | 2019-04-25 | Dexcom, Inc. | Pre-connected analyte sensors |
JP2019138758A (en) | 2018-02-09 | 2019-08-22 | ルネサスエレクトロニクス株式会社 | Semiconductor circuit for impedance measurement |
CN110572157B (en) * | 2019-08-30 | 2021-04-27 | 中勍科技有限公司 | Temperature compensation method for I/F conversion circuit board |
CN111638744B (en) * | 2020-04-30 | 2022-05-24 | 北京航天时代光电科技有限公司 | Current frequency conversion circuit |
CN112843473B (en) * | 2020-12-30 | 2023-08-04 | 创领心律管理医疗器械(上海)有限公司 | Cardiac pacing system |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3757770A (en) * | 1971-02-22 | 1973-09-11 | Bio Tel Western | Physiological pressure sensing and telemetry means employing a diode connected transistor transducer |
US4671288A (en) * | 1985-06-13 | 1987-06-09 | The Regents Of The University Of California | Electrochemical cell sensor for continuous short-term use in tissues and blood |
ATE51118T1 (en) * | 1986-02-10 | 1990-03-15 | Landis & Gyr Ag | METHOD AND DEVICE FOR CONVERTING AN ELECTRICAL SIGNAL TO A PROPORTIONAL FREQUENCY. |
US4942401A (en) * | 1989-02-24 | 1990-07-17 | John Fluke Mfg. Co., Inc. | Analog to digital conversion with charge balanced voltage to frequency converter having polarity responsive offset |
US5497772A (en) * | 1993-11-19 | 1996-03-12 | Alfred E. Mann Foundation For Scientific Research | Glucose monitoring system |
JP3532237B2 (en) * | 1994-03-04 | 2004-05-31 | 株式会社東芝 | Voltage / frequency converter |
US5750926A (en) | 1995-08-16 | 1998-05-12 | Alfred E. Mann Foundation For Scientific Research | Hermetically sealed electrical feedthrough for use with implantable electronic devices |
-
1997
- 1997-09-12 US US08/928,868 patent/US5917346A/en not_active Expired - Lifetime
-
1998
- 1998-09-11 AU AU93146/98A patent/AU9314698A/en not_active Abandoned
- 1998-09-11 WO PCT/US1998/018978 patent/WO1999013574A1/en active IP Right Grant
- 1998-09-11 CA CA002303022A patent/CA2303022C/en not_active Expired - Lifetime
- 1998-09-11 JP JP2000511247A patent/JP3958933B2/en not_active Expired - Lifetime
- 1998-09-11 DE DE69819533T patent/DE69819533T2/en not_active Expired - Lifetime
- 1998-09-11 EP EP98946040A patent/EP1012974B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69819533D1 (en) | 2003-12-11 |
CA2303022A1 (en) | 1999-03-18 |
AU9314698A (en) | 1999-03-29 |
JP2001516980A (en) | 2001-10-02 |
DE69819533T2 (en) | 2004-09-30 |
US5917346A (en) | 1999-06-29 |
JP3958933B2 (en) | 2007-08-15 |
EP1012974B1 (en) | 2003-11-05 |
WO1999013574A1 (en) | 1999-03-18 |
EP1012974A1 (en) | 2000-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2303022C (en) | Low power current-to-frequency converter circuit for use in implantable sensors | |
US5999849A (en) | Low power rectifier circuit for implantable medical device | |
US5999848A (en) | Daisy chainable sensors and stimulators for implantation in living tissue | |
EP0183534B1 (en) | Skeletal tissue stimulator and a low voltage oscillator circuit for use therein | |
US6171252B1 (en) | Pressure sensor with increased sensitivity for use with an implantable medical device | |
US4947844A (en) | Receiver/stimulator for hearing prosthesis | |
CA1316987C (en) | Method and apparatus for measuring the lead current in a pacemaker | |
JP2002518963A (en) | Multi-channel implantable cochlear stimulator | |
US4594565A (en) | Clock oscillator for a cardiac pacer having frequency compensation for temperature and voltage fluctuations | |
Yu et al. | Circuitry for a wireless microsystem for neural recording microprobes | |
Yiğit et al. | A pulse-width modulated cochlear implant interface electronics with 513 µW power consumption | |
Najafi et al. | A multichannel monolithic wireless microstimulator | |
JP3136600B2 (en) | Low power consumption crystal oscillation circuit | |
Omeni et al. | A CMOS micro-power wideband data/power transfer system for biomedical implants | |
Ranjandish et al. | Chopped-anodic-phase charge balancing method for electrical stimulation | |
JP2728239B2 (en) | Signal detection circuit | |
Arnold et al. | An implantable low power mixed signal telemetry chip for measurements of the frequency dependent impedance of transplanted kidneys for rejection control | |
JP3378722B2 (en) | Capacitive sensor | |
Talukder et al. | High resolution implantable microsystem and probe design for retinal prosthesis | |
KR880003261Y1 (en) | Cmos reset circuit | |
JPS6217755B2 (en) | ||
CA1180392A (en) | Monitorable bone growth stimulator | |
JPS59112639A (en) | Semiconductor integrated circuit | |
KR980006801A (en) | Oscillator with Constant Oscillation Frequency | |
JPH07178186A (en) | Medical device that can be buried hypodermically |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKEX | Expiry |
Effective date: 20180911 |