CA2290587A1 - Integrated circuit package and method of making - Google Patents

Integrated circuit package and method of making Download PDF

Info

Publication number
CA2290587A1
CA2290587A1 CA002290587A CA2290587A CA2290587A1 CA 2290587 A1 CA2290587 A1 CA 2290587A1 CA 002290587 A CA002290587 A CA 002290587A CA 2290587 A CA2290587 A CA 2290587A CA 2290587 A1 CA2290587 A1 CA 2290587A1
Authority
CA
Canada
Prior art keywords
lid
bead
package
integrated circuit
die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002290587A
Other languages
French (fr)
Inventor
Anthony E. Panczak
Thomas P. Glenn
Roy D. Hollaway
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amkor Technology Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2290587A1 publication Critical patent/CA2290587A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • G11C16/06Auxiliary circuits, e.g. for writing into memory
    • G11C16/10Programming or data input circuits
    • G11C16/18Circuits for erasing optically
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/055Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0203Containers; Encapsulations, e.g. encapsulation of photodiodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • H01L2224/85207Thermosonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85455Nickel (Ni) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3677Wire-like or pin-like cooling fins or heat sinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01018Argon [Ar]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01037Rubidium [Rb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01058Cerium [Ce]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Abstract

A package for an integrated circuit is described, as are methods of making the package (10). The package includes a substrate (200) having a generally planar first surface (201) on which a metal die pad is formed. An integrated circuit die (100) is attached to the metal die pad. An adhesive bead (300) surrounds the integrated circuit die and covers the exposed periphery of the metal die pad. A generally planar lid (401) is in a press-fitted interconnection with the bead. An adhesive material covers conductive structures on the die, such as bonding pads, to prevent corrosion. Optionally, the package has vertical peripheral sides. The methods of making the package include methods for making packages individually, or making a plurality of packages simultaneously. Where a plurality of packages are made simultaneously, integrated circuit die are placed on each of a plurality of physically-joined package substrates on a generally planar sheet of substrate material. An adhesive bead is applied around each die. In cross section, the bead has a central peak and a shorter peak on each side of the central peak. A sheet of lid material is placed onto the beads. After the bead is hardened, individual packages are formed by cutting the substrate sheet, lid sheet, and beads.

Description

INTEGRATED CIRCUIT PACKAGE AND METHOD OF MAKING
FIELD OF THE INVENTION
The present invention relates to integrated circuit packages, and in particular to a low cost, integrated circuit package.
BACKGROUND OF THE INVENTION
A goal in packaging integrated circuits is to reduce the cost and difficulty of manufacturing reliable packages. This goal is particularly present in packaging erasable programmable read-only memory devices ("EPROM"), charge coupled devices ("CCD"), and the like. Each such device requires a transparent package surface above the die, such as a quartz window, which increases manufacturing cost and difficulty.
A conventional package for an EPROM device, for example, has a ceramic base and an opposing ceramic lid. The base and/or lid have central depressions.
When the base and lid are opposed, the depressions) define a cavity for the die. The ,ceramic portions of the base and lid form the sides of the package. The lid has an aperture into which a glass or quartz window is fitted. A conductive metal lead frame is sandwiched between the base and lid. The leads of the lead frame perforate the sides of the package, extending laterally into and away from the cavity. Inside the cavity, the leads are connected to the die by bond wires. Thin layers of frit seal glass bond the base and lid to the lead frame and thus to each other.
Such packages have cost disadvantages, such as the need for a two-piece lid and a lead frame permeating the sides of the package. These and other cost and manufacturability disadvantages are also present in other EPROM packages, such as those shown in U.S.
Patents No. 5,043,004 and 5,192,681.
SUMMARY OF THE INVENTION
The present invention includes a package enclosing one or more integrated circuit die, and a method for making such a package. The package is useful, for example, in SAW, EPROM and CCD applications.
A package in accordance with one embodiment of the invention has an insulating substrate as a base upon which a die is placed; an imperforate adhesive bead surrounding the die as the package sidewalls; and a lid, centered over and spaced above the substrate and die, in press-fitted interconnection with the bead.
The substrate has a substantially planar first surface upon which at least one integrated circuit die is placed, and an opposing second surface. Conductive structures on the substrate, and conductive vias through the substrate, provide electrical connectivity between the die and external circuitry.
The imperforate adhesive bead is applied onto the first surface of the substrate. The bead surrounds the integrated circuit die. The bead is initially viscous, but is hardenable into a solid. Epoxy material or an *rB

equivalent such as silicone or a blend of such materials is used for the bead.
The lid is plastic or ceramic for surface acoustical wave ("SAW") package applications.
Alternatively, for EPROM or CCD applications, the lid is transparent, at least in part, to a selected electromagnetic radiation, such as ultraviolet, visible, or infrared light. Boro-silicate glass is suitable. The lid has a first surface that faces and is spaced above the first surface of the substrate and the integrated circuit die. A peripheral portion of the first surface of the lid is in a press-fitted interconnection with the bead.
The lid has an edge at its perimeter which is also in press-fitted interconnection with the bead. The lid's edge has perpendicular, or alternatively, a sloped orientation, relative to the first and/or second surfaces of the lid. All or part of the edge portions are in press-fitted interconnection with the bead.
One embodiment of a method of making such a package involves a first step of providing a substrate, such as described above, having a substantially planar first surface and at least one conductive structure on that first surface, and placing at least one integrated circuit die on the first surface of the substrate. The integrated circuit die is electrically connected to one or more of the conductive structures on the first surface of the substrate. A viscous, hardenable, adhesive material, such as epoxy, is applied on the first surface of the substrate to form an imperforate bead around the integrated circuit die(s). The bead extends to a height above the first surface of the substrate which is greater than the height of the integrated circuit die above the substrate.
A lid is also provided. For EPROM or CCD
applications, at least part of the lid is transparent to electromagnetic radiation, for example, infra red, ultraviolet, or visible light. For example, a flat, one piece boro-silicate glass lid is used.
The lid is placed onto the bead while the bead is still viscous, so that the first surface of the lid is facing, centered over, and spaced above the first surface of the substrate and the integrated circuit die. A peripheral portion of the first surface of the lid makes contact with the top surface of the bead.
The lid is then press-fit into the bead, such as by mechanical pressing. All or part of the edge of the lid is also press fit into the bead, so that the bead material contacts all or part of the edge of the lid.
The bead is then hardened, such as by heating the package.
In an alternative method embodiment, a viscous material is applied to the first surface of the substrate to form an imperforate bead substantially around the integrated circuit, leaving at least one discontinuity, e.a., a gap. Additional viscous adhesive material is then applied to the package, after the lid is placed onto and press-fitted into the bead and after the bead partially hardens, to fill any gaps in the bead. The adhesive bead is an epoxy material or equivalent, and the lid is a flat, one-piece boro-silicate glass plate.
An alternative embodiment of the package includes an integrated circuit which is attached to a metal die pad on the planar first surface of a substrate. The metal die pad extends laterally beyond the entire perimeter of the integrated circuit die. The package also has a conductive path which passes through the substrate for conducting an electrical signals) between a conductive structure on the integrated circuit die, such as a bonding pad(s), and a conductive structure on the second surface of the substrate, such as an interconnection ball(s). The bonding pads are covered with a nonconductive adhesive material to prevent corrosion. A nonconductive adhesive bead on the first surface of the substrate surrounds the integrated circuit die and covers a peripheral portion of the metal die pad around the entire perimeter of the metal die pad. A lid having a planar first surface is placed on and connected to the adhesive bead around the integrated circuit die and is supported above the first surface of the substrate and the integrated circuit die by the bead. Optionally, the package has vertical peripheral sides around the entire package The placement of the bead relative to the integrated circuit die may vary. In one embodiment, the adhesive bead contacts all sides of the die and covers a peripheral portion of the first surface of the integrated circuit die around the entire perimeter of the integrated circuit die. In this embodiment, the adhesive bead, rather than a separate adhesive coating, covers the conductive structures, such as bonding pads, on the first surface of the integrated circuit die.
The adhesive bead also may cover bond wires or other types of conductive structures which are attached to bonding pads.
A method of making a plurality of integrated circuit die simultaneously is also described. A first step includes providing a generally planar first sheet of an insulating material suitable for forming package substrates. The first sheet of substrate material has a plurality of physically-joined package substrates in a matrix. Each package substrate has a planar first surface in a common plane. A second step is placing an integrated circuit die on a metal die pad formed on the first surface of each package substrate of the first sheet. A third step is electrically connecting a conductive structure, such as a bonding pad, on each of the die to a conductive path that passes through each die's respective package substrate. A fourth step is applying an adhesive bead onto each package substrate of the first sheet around each integrated circuit die.
The bead covers a peripheral portion of the metal die pad around the die. In cross-section, one embodiment of the adhesive bead has a central peak and a shorter peak on each side of the central peak. A fifth step is providing a generally planar second sheet of a material, such as plastic, ceramic, or glass, suitable for forming a lid for each package. The area of the second sheet should be sufficient to cover the adhesive beads around all of the integrated circuit dies. A
sixth step is placing and pressing the first surface of the second sheet of lid material onto the adhesive bead around each of the dies such that the first surface of the second sheet is supported above the first surfaces of the package substrates of the first sheet and the integrated circuit dies by the adhesive beads. A
seventh step is to harden the beads. Finally, an eighth step is to separate the individual package substrates of the first sheet and cutting the second sheet such that individual packages each having a package substrate, an enclosed integrated circuit die, and a lid are formed. The eighth step can be performed so that each package is the same size and has vertical peripheral sides around the entire package.
One embodiment of the step of applying an adhesive bead around each die is to apply single bead between adjacent integrated circuit die of adjacent package substrates of the first sheet. During the step of separating the individual package substrates of the first sheet and the second sheet, such single beads are split between two adjacent packages.
An advantage of the packages and methods of the present invention includes a significant reduction in manufacturing cost compared to conventional EPROM, CCD, or similar packages. Another advantage is a reduction in manufacturing difficulties.

BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a cross sectional view of a package.
Figures 2A and 2B are top views of an incomplete package prior to placing the lid on the bead.
Figure 3 is a cross sectional view of a lid showing the lid's edge.
Figure 4 shows a saw blade cutting a sheet of boro-silicate glass.
Figure 5 is a cross sectional view of a first alternative package.
Figure 6 is a cross sectional view of a connection between a bond wire and a bonding pad of an integrated circuit die.
Figure 7 is a cross sectional view of a second alternative package.
Figure 8 is a top view of an array of incomplete packages before a step of applying an adhesive bead around each integrated circuit die of the array.
Figure 9 is a cross sectional view of an array of incomplete packages before a step of separating the packages of the array.
Figure 10 is a cross sectional view of an adhesive bead.
Figure 11 is a top view of five nozzles of a custom adhesive bead dispensing tip for forming the adhesive bead of Figure 10.
Figure 12 is a cross sectional view of a third alternative package, which was cut from the array of Figure 9.
_g_ Figure 13 is a flow chart showing a method of assembling a plurality of the package of Figure 12.
DETAILED DESCRIPTION
In the figures, where similar structures are present in more than one figure, the same reference numbers are used for each such structure in each such figure.
Figure 1 shows a cross section of an embodiment of a package in accordance with the present invention.
Within package 10 is a package cavity 11. Within cavity 11 is an integrated circuit die I00. In an alternative embodiment, a plurality of die are contained in one package.
Die 100 has an upper surface 101 and a lower surface 102. Die 100 has a height between upper surface 101 and lower surface I02, a width, and a length. An exemplary size for an integrated circuit die is (0.012 ~ 0.003) x (0.200 to 0.500) x (0.200 to 0.500) (H,W,L) inches, but the sizes of dies vary.
Die 100 has a plurality of bonding pads 103 on its upper surface 101. These pads are electrically connected to the internal electronic components (not shown) of die 100. Among other things, package 10 provides a protective enclosure or housing for die 100, and conductors for electrically connecting die 100 to external circuitry.
In Figure 1, die 100 is placed on and attached to substrate 200, which forms a base for package 10.
Substrate 200 has an upper surface 201 and a lower _g_ surface 202. Both upper surface 201 and lower surface 202 of substrate 200 have an area and a perimeter.
Substrate 200 may have various perimeter shapes, such as a square, rectangle, or circle. In Figure 2A, for example, substrate 200 is square.
Both upper surface 201 and lower surface 202 of substrate 200 are substantially planar. For example, in the embodiment of Figure 1, both upper surface 201 and lower surface 202 of substrate 200 are flat.
The size of substrate 200 may vary depending on the application. For example, a larger die typically requires a larger base than a smaller die.
Substrate 200 is comprised of an insulating material, such as a laminate. Alternatively, substrate 200 is of ceramic or insulated metal. Examples of suitable laminate substrates from widely-known vendors include Mitsubishi-BT, Arlon 45N, and Nellco BT.
Die 100 is placed on upper surface 201 of substrate 200 with, for example, a conventional die attach machine, such as the Alpha Sem 9006 from the Alpha-Sem Corporation of Switzerland, or an equivalent.
Hand placement may also be used. Die 100 is attached to upper surface 201 with a conventional adhesive epoxy, such as QMI-595 from Quantum Materials, Inc. of San Diego, California.
Package 10 includes electrical conductors for electrically connecting die 100 to external circuitry.
There are several ways to provide such connectivity.
In Figure 1, for example, substrate 200 includes electrically conductive vias 203 through substrate 200, between upper surface 201 and lower surface 202. For clarity, only two such vias are shown in Figure 1, but in general a substantial number of such vias are formed, as required. Such vias may be formed, fvr example, by drilling holes in substrate 200, and plating the drilled holes with metal, such as copper.
In Figure 1, additional conductors are formed on upper surface 201 and lower surface 202 of substrate 200. For example, one or more electrically conductive metalizations 204 may be formed on upper surface 201.
For clarity, only two are shown in Figure 1, but as many such metalizations may be formed on surface 201, as required. Such metalizations are formidable of copper where a laminate substrate is used.
Alternatively, if a ceramic substrate is used, such metalizations may be formed of tungsten.
Referring to Figure l, each metalization 204 is electrically connected on a first end 205 to a conductive via 203, and on a second end 206 to a conductive contact 207. Contact 207 is, in one embodiment, of layered gold, or alternatively, of nickel and gold.
Contact 207 is electrically connected by a conductive metal bond wire 208 to one of the bonding pads 103 on die 100. As an example, bond wire 208 is formed of gold. Alternatively, instead of using bond wires, die 100 is electrically connected to conductive structures on substrate 200 using tape automated bonding.

Lower surface 202 of substrate 200 also has one or more conductive features for electrically connecting die 100 to external circuitry. In the example of Figure 1, a plurality of electrically conductive traces or metalizations 209 are shown on lower surface 202 of substrate 200. For clarity, only two such metalizations are shown in Figure 1, but there may be as many as required. Copper is usable for these metalizations. Metalization 209 is electrically connected on a first end 210 to a via 203, and on a second end 211 to a contact 212, which is similar to contact 207.
The conductive features on lower surface 202 of substrate 200 are arranged in a pattern to match up with and connect to external circuitry (not shown). In Figure 1, for example, solder balls 213 are formed on contacts 212 on lower surface 202 of substrate 200.
This arrangement forms a ball grid array ("BGA") package. In an alternative embodiment, instead of using interconnection balls 213, contacts 212 are the electrical connection points for external circuitry, as in a leadless chip carrier ("LCC"). Alternatively, wire leads together with eutectic solder or metal clips may be used in place of interconnection balls.
Metalizations 204 and 209 may be formed in a conventional manner, for example, by masking and etching copper or other conductive layers farmed on substrate 200. Contacts 207 and 212 may be formed using conventional processes such as electroplating or electrodeless chemical plating.

Referring again to Figure 1, adjacent to and around die 100 on upper surface 201 of substrate 200 is an imperforate bead 300. Bead 300 has a lower portion 301 adhesively contacting upper surface 201 of substrate 200; an upper portion 302 in press-fitted interconnection with a peripheral portion and edge of lid 400; an inner portion 303 facing die 100; and an outer portion 304 facing away from die 100.
Bead 300 is formed of a material that is adhesive.
The material of bead 300 should be somewhat viscous and flowable when initially applied to substrate 200 and when lid 400 is placed on and press fitted into bead 300. The material of bead 300 must be hardenable, however, such as by self-curing, heating, or application of ultraviolet light, so that bead 300 may ultimately form a solid package sidewall around die 100. As an example, bead 300 is comprised of an epoxy material, such as Hysol 4451, 4323, or 4328 from the Dexter/Hysol Corp. of City of Industry, California.
Alternatively, an equivalent material such as silicone from the Dow Corning Company may be utilized for bead 300. As another example, blends of such materials may also be utilized for bead 300.
Figure 2A is a top view of die 100 on upper surface 201 of substrate 200, before the placement of lid 400 onto bead 300. Bead 300 is shown in the form of a continuous, square, imperforate dam surrounding die 100. An inner portion 214 of upper surface 201 of substrate 200 is shown within bead 300, and an outer portion 215 of upper surface 201 of substrate 200 is shown without bead 300. In an alternative embodiment, outer portion 215 of substrate 200 may be formed (such as by trimming or molding) so that the perimeter of substrate 200 is more flush with outer portion 303 of bead 300.
Figure 2B shows an alternative embodiment where bead 300 is shown in the form of a square, imperforate dam substantially, but not fully, around integrated circuit die 100. Bead 300 has a discontinuity, exemplified by gap 305, which is discussed further below. The term "gap" is used generically. For example, there could be an equivalent dip in the bead.
A function of gap 305 is to allow gases to escape the package cavity during hardening. Bead 300 surrounds a majority of the perimeter of die 100.
The path of imperforate bead 300 about die 100 may be varied. For example, instead of a square shape, as shown in Figure 2A, the path of bead 300 about die 100 may be rectangular or circular. The lateral distance between bead 300 and die 100 may also be varied, depending on the size of die 100 and the desired size of package 10.
An epoxy or equivalent bead may be applied onto upper surface 201 of substrate 200 using a syringe or a conventional epoxy dam writer, such as is available from the Camelot Company or the Asymtek Company.
When an epoxy bead is initially being applied to upper surface 201 of substrate 200, the cross section shape of the epoxy is approximately circular as it comes out of the dam writing machine. An example diameter is approximately 0.030 to 0.045 inches, but the size of the diameter and/or other cross sectional shape of the bead will vary depending on the application. Being viscous and flowable, the epoxy settles into an imperforate domed-shaped dam, as is depicted for bead 300 in Figure 1.
The height of bead 300 above upper surface 201 of substrate 200, when bead 300 is initially applied to upper surface 201 and before lid 400 is placed onto bead 300, should exceed the height of die 100 and bond wires 208 above upper surface 201 of substrate 200.
This may be accomplished, for example, by appropriate selection of the amount of bead material and/or the cross section size of the bead material as it comes out of the syringe or dam writing machine.
Lid 400 forms the top of package 10. In the embodiment of Figure 1, lid 400 has an upper surface 401, which forms the topmost outer surface of package 10, and a lower surface 402, which is spaced above, centered over, and facing upper surface 401 and die 100. Both upper surface 401 and lower surface 402 of lid 400 have an area and a perimeter. Lid 400 also has an edge 403 at its perimeter, that is, between the perimeter of upper surface 401 and the perimeter of lower surface 402 of lid 400.
The shape and size of lid 400 may be varied depending on the application. Lid 400 is substantially planar. In the embodiment of Figure 1, upper surface 401 and lower surface 402 of lid 400 are flat.

Alternatively, one or both of these lid surfaces may be concave.
The perimeter shape of lid 400 may be, for example, square, rectangular, or circular. The thickness of lid 400 varies, depending on the integrated circuit application and the material selected for lid 400. A typical thickness for lid 400, as exemplified in Figure 1, is between about 0.02 to 0.04 inches.
The perimeter size of lid 400 may be varied, for example, to reflect the size of the die or dies packaged in package 10. For example, a typical size for a square lid may be 0.300 x 0.300 inches. In the embodiments of Figures 1 and 3, the lid is sized so that, at the time of placement of lid 400 onto bead 300, the perimeter of the lid coincides with the lateral mid-point of the upper surface of bead 300.
Lid 400 may be formed of a variety of conventional materials, depending on the device being packaged. In one embodiment, the material of lid 400 is sufficiently light in weight that lid 400 rests atop bead 300 after placement thereon without sinking into the still-viscous material of bead 300.
The material of lid 400 is selected in part by the desired application of package 10. For surface acoustical wave device packages, the lid is ceramic, plastic, or another suitable material. For EPROM, CCD
or similar devices, the functioning of the device requires a selected or continuous application of a selected electromagnetic radiation through the package to a surface of the die. For such applications, lid 400 is comprised, in whole or part, of a material that is transparent to the particular type, frequency, and/or amount of electromagnetic radiation needed by the packaged device. In an EPROM, as one example, light is used to erase data stored in an erasable memory.
In typical EPROM or CCD applications, all or part of lid 400 would be transparent to light, such as infrared, visible, or ultraviolet light, but when light was not desired to strike the die, the lid 400 would be covered with an opaque material such as opaque tape.
In the embodiment of Figure 1, lid 400 is a one-piece structure, formed entirely of a material transparent to such light, such as glass. In particular, a flat, one-piece plate of born-silicate glass having a thickness of 0.02 inches is useable for lid 400. Alternatively, other optically pure materials, such as quartz, diamond, or sapphire, may also be used to form all or part of lid 400. Lid 400 may also be a lens.
In assembling package 10, as depicted in Figures 1 and 2A, lower surface 402 of lid 400 is placed squarely onto upper portion 302 of bead 300, centered opposite and above upper surface 201 of substrate 200 and die 100, while the epoxy or other material comprising bead 300 is still flowable and before the bead is hardened into a solid sidewall. The amount of time before bead 300 hardens, and the steps involved in hardening the bead, vary with the material selected for the bead.

In Figures 1 and 2A, a peripheral portion 404 of lower surface 402 of lid 400 evenly contacts upper portion 302 of bead 300 about the entire path of bead 300 around integrated circuit die 100. Example paths are shown in Figures 2A and 2B.
A method of placing lid 400 onto upper portion 302 of bead 300 is to use a die attach machine, such as the Alpha Sem 9006 or equivalent. Alternatively, hand placement may be used.
After the step of placing lid 400 onto bead 300, and while the material of bead 300 is still viscous, lid 400 is press fitted into bead 300. In one embodiment, this press fitting step is accomplished by mechanical pressing. A partially assembled package 10, with lid 400 atop bead 300, is placed between two parallel plates of a pressing machine. The lower plate of the pressing machine is fixed, and the upper plate moves in a direction perpendicular to the plates.
Lower surface 202 of substrate 200 rests on the lower plate. The upper plate moves downward toward the lower plate and contacts upper surface 401 of lid 400. The upper plate may be, for example, approximately the size of lid 400, or a different size. The upper plate of the pressing machine presses lid 400 into dam 300 with a light downward force, for example, a 50 gram force.
Because the upper and lower plates of the pressing machine are parallel, this pressing causes lid 400 to move into dam 300 while at the same time aligning upper surface 401 of lid 400 parallel to lower surface 202 of substrate 200. The downward pressing of the upper plate of the pressing machine stops at a selected distance that is equal to the desired height of the package. A sensor detects when the space between the plates reaches the targeted spacing, and stops the downward travel of the upper plate of the pressing machine. The downward travel of the upper plate, after contacting the lid, may be, for example, 0.004 inches, but that distance varies depending on the package application.
The action of the pressing machine described above is similar to the action of conventional tools used to perform trim and form steps during the manufacture of plastic quad flatpack packages or other lead frame packages. A suitable press machine may be created by Z5 modifying such a trim and form machine with parallel plates having the pressing motion described herein.
During the above-described step of press fitting lid 400 into bead 300, the still-flowable material of bead 300 moves up and contacts all or part of edge 403 of lid 400. The material chosen for bead 300 should be sufficiently viscous at this point to flow up edge 403, but sufficiently thick to support and space lid 400 a distance above upper surface 20I of substrate 200 and die 100 and/or bond wires 208 until bead 300 is completely hardened.
During the placing and press-fitting steps, upper portion 302 of bead 300, along the entire path of bead 300, contacts and adheres to a peripheral portion 404 of lower surface 402 of lid 400. This contacting and adherence is along the entire path of bead 300 about die 100. Example paths are shown in Figures 2A and 2B.
If the embodiment of Figure 2B is used, the lid will not contact bead material in the area of the gap due to the lack of bead material.
During the press fitting step for an embodiment such as in Figure 1, it is preferred that bead 300 contact and adhere to at least a lower portion of edge 403, beginning at the perimeter of lower surface 402 of lid 400 and extending up edge 403 in the direction of the perimeter of upper surface 401 of lid 400.
Alternatively, bead 300 may contact and adhere to all of edge 403 of lid 400, up to and including the perimeter of upper surface 401 of lid 400. It is preferred that, when the material of bead 300 is hardened and the package is completed, bead 300 is in a press fitted interconnection with both peripheral portion 404 of lid 400 about the entire perimeter of lid 400 and all or part of edge 403 of lid 400. This enhances the attachment of lid 400 to bead 300.
After placement of lid 400 onto bead 300 and the press fitting of lid 300 into bead 300, the material of bead 300 is hardened to a solid. This hardening step may be performed in a variety of ways, depending on the material selected for bead 300. For example, certain epoxy materials harden with the application of heat or ultraviolet light. Upon the hardening of the material of bead 300, lid 400 is fixed in a press fitted interconnection with bead 300.
In the embodiments of Figures 1 and 2A, bead 300 surrounds die 100 and forms imperforate sidewalls of package 10. Bead 300 contacts, spaces, and secures lid 400 a distance above upper surface 201 of substrate 200. Preferably, bead 300 also spaces lid 400 a distance above die 100 and bond wires 208.
The spacing between substrate 200 and lid 400, or more particularly, between lower surface 402 of lid 400 and upper surface 201 of substrate 200, may be varied for particular device applications and package height requirements. This may be done, for example, by regulating the cross section size or shape of bead 300, the material of bead 300, the amount of press fitting of lid 400 into bead 300 before the step of hardening bead 300, or the amount of time before the hardening step. As an example, the final distance between lower surface 402 of lid 400 and upper surface 201 of substrate 200 may be in the range of about 0.02 to 0.04 inches, but the distance varies depending on the package application. If lid 400 is a lens, an alternative embodiment, then the spacing is more likely to be a critical dimension than in other applications.
The width of bead 300 between inner portion 303 and outer portion 304 will vary along its height, particularly if an epoxy material is used, because the initially viscous dam material will settle somewhat both inward and outward along upper surface 201 of substrate 200 after being applied to substrate 200 and before hardening. The press-fitting step will also cause dam 300 to spread.
Upon the completion of a package 10, as depicted in Figure 1 and Figure 2A, die 100 is fully enclosed in a closed three-dimensional cavity 11 defined by the intersections of substrate 200, bead 300, and lid 400.
Substrate 200 forms the base of package 10; lid 400 opposite, centered, and spaced above substrate 200 and die 100 forms the top of package 10; and bead 300 forms the imperforate sidewalls of package 10 around die 100.
Bead 300 is between and connected to substrate 200 and lid 400, and preferably is also in press-fitted interconnection with all or part of the edge of lid 400.
In certain applications, such as CCD devices, it may be desired that lid 400 be precisely parallel to upper surface 101 of die 100, and not appreciably tilted or cocked. In such applications, a process employing a bead as shown in Figure 2B may be utilized.
As the epoxy or other material comprising bead 300 is hardened, the air or other gases in cavity 11 of package 10 may expand and seek to escape. Referring to Figure 2B, gap 305 in bead 300 provides a vent for the expanding air or gas to escape cavity 11, thus avoiding or reducing the possibility of any tilting of lid 400 which may be caused by the air or other gas in cavity 11 attempting to escape under or through bead 300 as bead 300 is hardened. Gap 305 is subsequently filled to enclose the die. Alternatively, gap 305 could serve as a port for introducing a selected inert gas or other fluid into cavity 11.
To construct the embodiment of Figure 2B, bead 300 is applied to upper surface 201 of substrate 200 as described above, except that bead 300 is applied only partially around die 100. In Figure 2B, bead 300 substantially surrounds die 100, except for a discontinuity, exemplified by gap 305, where the material of bead 300 is not present. An equivalent discontinuity could be formed, in an embodiment along the lines Figure 2A, by providing a dip in upper portion 302 of bead 300. While the size and location of such discontinuities in bead 300 may be varied, bead 300 must surround enough of die 100 (ea., a majority) to provide some support for lid 400 after lid 400 is placed onto bead 300 and before the hardening of bead 300.
After the placement and press fitting of lid 400 into bead 300, bead 300 is partially or fully hardened.
Next, gap 305 (or equivalent dips or other discontinuities) of bead 300 is filled by an application of a viscous adhesive material between substrate 200 and lid 400, where bead material is lacking. If epoxy is used for bead 300, an epoxy such as Hysol 4323, which can stick to itself, is used to form bead 300. If bead 300 was only partially hardened before gap 305 was filled, any remaining gases escaping from cavity 11 of package 10 will bubble through the still-viscous material used to fill gap 305 until the entire bead is fully hardened.
This second application of adhesive material in the area of gap 305 may be performed with a dam writing machine or syringe. Alternatively, it may be done by hand. Afterwards, the additional adhesive material and/or the entire bead should be hardened into a solid, as discussed above. Upon the filling of gap 305 of bead 300 in Figure 2B, die 100 will be fully enclosed in a closed three-dimensional cavity 11 defined by the intersections of substrate 200 (as the base), bead 300 (as the imperforate sidewall around die 100), and lid 400 (as the package top facing and above substrate 200 and die 100).
Employing the embodiment of Figure 2B also provides a port for a selected inert gas or other substance to be introduced into package 10 prior to the final enclosure of die 100 by the filling or closing of gap 305. For example, an inert gas such as argon may be introduced into the package through the gap, so that cavity 11 would contain argon after gap 305 is closed.
This step of introducing a selected gas may be done, for example, by placing the package of Figure 2B in an argon atmosphere, allowing the argon gas to enter the cavity, and then applying a second application of bead material to the area of the gap, closing cavity 11 of package 10 and thus sealing in the argon. Of course, even with the embodiment of Figure 2A, as discussed above, an inert gas or other selected substance may be introduced into package 10 by placing lid 400 onto bead 300 in a controlled atmosphere, such as in a hermetic chamber filled with argon gas.
The shape and orientation of edge 403 of lid 400 may be varied. For example, in Figure 1, edge 403 of lid 400 is flat and its orientation is substantially perpendicular to the upper and lower surfaces of lid 400.

Alternatively, all or part of edge 403 of lid 400 may be provided with a lip or protrusion onto which the material of bead 300 can flow during the step of press fitting lid 400 into bead 300, to facilitate or enhance the locking and securing of lid 400 to bead 300.
Figure 3 shows an example edge for Lid 400. Edge 403 of lid 400 is shown with an upper portion 407 and a protruding sloped or diagonal lower portion 406. Upper portion 407 of edge 403 extends from the perimeter of upper surface 401 of lid 400 to a point 408 located a distance, here shown as midway, between upper surface 401 and lower surface 402 of lid 400. Upper portion 407 has a substantially perpendicular orientation with respect to upper surface 401 and lower surface 402 of lid 400, and to substrate 200. Lower portion 406 of edge 403 extends from point 408 to the perimeter of lower surface 402 of lid 400, and has a laterally outward and downward diagonal orientation with respect to upper surface 401 and lower surface 402 of lid 400, and cavity 11. The diagonal angle a of lower edge portion 406 of edge 403 is in the range of about 30 to 60 degrees, but may be varied.
With the embodiment of Figure 3, after the placement of lid 400 onto bead 300 and during the press fitting of lid 400 into bead 300, whether by force of gravity or gravity and mechanical pressing, the still-flowable epoxy or other material comprising bead 300 will move up and cover all or part of the protrusion exemplified by diagonal lower portion 406 of edge 403.
Alternatively, the material of bead 300 may cover all of lower portion 406 of edge 403 and contact all or part of upper portion 407 of edge 403. Upon hardening, the portion of the material of bead 300 in such a press-fitted interconnection with edge 403 aids the attachment between lid 400 and bead 300.
The profile, size, shape, or angle of edge 403 of lid 400 may be varied, while still accomplishing the enhanced attachment exemplified by the embodiment of Figure 3. For example, edge 403 may alternatively have an "L" shape. As another example, instead of having an edge with an upper perpendicular portion 407 and a lower diagonal portion 406, as in Figure 3, the entire edge 403 may be diagonal.
In the embodiment of Figure 3, the entire perimeter of lid 400 has the edge shown in Figure 3.
For example, if lid 400 were square or rectangular, then all four sides would have the edge profile shown in Figure 3. If lid 400 were circular, then the entire circumference would have the edge profile shown in Figure 3. Alternatively, two sides of a square lid 400 could have the edge profile of Figure 3, and two sides could have a perpendicular edge, as in Figure 1.
As discussed above, lid 400 can be a flat, one-piece plate of boro-silicate glass for applications such as EPROM, CCD, or similar devices. Boro-silicate glass may be commercially purchased in sheets of various sizes, such as four inches by four inches.
Depending on the desired size of the package 10, the sheet of boro-silicate glass may need to be cut to size.

In one method of assembling package 10, a flat sheet of boro-silicate glass is placed on a sheet of sticky paper, as is conventionally used when wafers are cut into individual dies. The glass sheet is then cut, using a wafer saw, to form the desired shape of lid.
The boro-silicate glass sheet may be sawed in a bath of deionized water to assist in maintaining the cleanliness of the boro-silicate glass lids. After this cutting or shaping step, a conventional die attach machine is used to pick up each now-farmed lid 400 from the sticky paper for placing the lid 400 onto upper portion 302 of bead 300.
For the embodiment of Figure 3, where lower portion 406 of edge 403 of lid 400 is provided with a diagonal laterally outward and downward protrusion, a conventional wafer saw with a tapered blade may be used to fashion edge 403. Figure 4 shows a tapered saw blade 500 cutting a sheet 501 of the preferred boro-silicate glass. The portions of the blade that form the upper portion 407 and lower portion 406 of edge 403 of a lid 400 are shown. The lengths of upper portion 407 and lower edge 406 may be adjusted by raising or lowering the position of sheet 501 against blade 500.
The diagonal angle of lower portion 406 of edge 403 may be adjusted by varying the taper of saw blade 501.
The above structures and methods may be used to create packages of varying sizes and shapes. Where a two inch by two inch square package is desired, for example, it may be most economical to construct the packages one at a time. If a smaller package is desired, for example, a 0.5 inch by 0.5 inch square package, it may be most economical to complete several packages on a single sheet of substrate material, as discussed above, and then cut the substrate sheet to separate the individual packages. In an alternative embodiment, a plurality of integrated circuit dies are placed on a single substrate base for assembly, according to the steps described above, in a single package.
Figure 5 is a cross-sectional view of an alternative package 12 in accordance with the present invention. Integrated circuit die 100 is contained within cavity 11 of package 12. Die 100 has a upper surface 101, a lower surface 102 which is opposite upper surface 101, and vertical side surfaces 104 at the perimeter of die 100 between upper surface 101 and lower surface 102. Die 100 also has a plurality of conductive bonding pads 103 around the perimeter of upper surface 101 of die 100.
The type of integrated circuit die 100 packaged in package 12 may vary with the application. As non exclusive examples, die 100 may be a SAW or EPROM
integrated circuit die, or a CCD or CMOS imaging integrated circuit die. Consistent with the CCD and CMOS examples, a sensing cell 105 is shown on upper surface 101 of die 100.
Substrate 200 of Figure 5 is formed of an insulating material, such as a laminate or ceramic.
Both upper surface 201 and opposite lower surface 202 of substrate 200 are generally planar. A conductive via 203 extends between upper surface 201 and lower surface 202 of substrate 200. Via 203 conducts electrical signals between bonding pads 104 of die 100 and conductive structures, such as interconnect balls 213, on lower surface 202 of substrate 200.
A thin metal die pad 222 having a perimeter is formed on upper surface 201 of substrate 200. Metal die pad 222 is formed by the same conventional masking and etching process described above for forming metalizations 204 and 209. Metal die pad 222 may be, for example, formed of copper or copper plated with gold. The shape of metal die pad 222 may be rectangular or square, depending on the shape of die 100.
Die 100 is centrally placed onto and attached to metal die pad 222 using, for example, a conventional die attach machine, such as the Alpha Sem 9006 die attach machine. Lower surface 102 of die 100 is attached to metal die pad 222 by a conventional adhesive epoxy, such as QMI 595 epoxy.
During assembly, metal die pad 222 is sized so that metal die pad 222 is larger in area than lower surface 102 of die 100. Metal die pad 222 is sized so that it extends laterally on upper surface 201 of substrate 200 a selected distance beyond each peripheral side surface 104 of die 100. For example, metal die pad 222 extends a lateral distance ranging from 0.010 to 0.020 inches beyond each side surface 104 of die 100. A benefit of having metal die pad 222 extend laterally beyond each side surface 104 of die WO 99/50904 PCT/US99/053b4 100 is that external moisture which may penetrate substrate 200 is blocked by metal die pad 222 from reaching cavity 11 and die 100.
Substrate 200 includes thermal vias 220, which extend through substrate 200 and conduct heat from upper surface 201 to lower surface 202 of substrate 200. By contrast, conductive vias 203 of substrate 200 conduct electrical signals to and from die 100.
For clarity, only four thermal vias 220 are shown in Figure 5, but more may be present. Thermal vias 220 may be formed by drilling holes through substrate 200, and plating the circumferential edges of the drilled holes with metal, such as copper. Where substrate 200 is ceramic, thermal vias 220 are solid metal.
Heat sink metalization 221 is formed on lower surface 202 of substrate 200. Thermal vias 220 connect metal die pad 222 to heat sink metalization 221.
Accordingly, heat generated by die 100 is conducted from lower surface 102 of die 100 to die pad 222 to thermal vias 220 and thereby to heat sink metalization 221. Heat sink metalization 221 may be formed on lower surface 202 of substrate 200 by the same conventional masking and etching process used to form metalizations 204 and 209, as described above. The size and shape of heat sink metalization 221 may vary, depending on the application. For example, heat sink metalization 221 may be square or rectangular in shape and may be the same area as die 100. As is conventionally known, metal solder may be used to thermally connect heat sink metalization 221 to a printed circuit board to dissipate heat from package 12.
Package 12 includes electrical conductors formed on upper surface 201 and lower surface 202 of substrate 200. These electrical conductors include metalizations 204 formed on upper surface 201 and metalizations 209 formed on lower surface 202 of substrate 200.
Metalizations 204 and 209 are electrically connected to vias 203. Although not shown in Figure 5, conductive contacts similar to contacts 207 and 209 of Figure 1 are formed on the ends of metalizations 204 and 209, respectively.
In Figure 5, solder interconnection balls 213 optionally are formed on lower surface 202 of substrate 200. Interconnection balls 213 are for physically and electrically connecting package 213, and hence die 100, to external circuitry.
Bond wires 208 electrically connect each bonding pad 103 of die 100 to a conductive contact on a metalization 204. Each bond wire 208 has a first end portion 216 that is connected to bonding pad 103 of die 100 and a second end portion 217 that is connected to the conductive contact on metalization 204 on upper surface 201 of substrate 200.
Package 12 of Figure 5 thus includes a conductive path extending through substrate 200 for conducting signals between bonding pads 103 of die 100 and external circuitry connected to package 12 by conductive structures, such as interconnection balls 213, on second surface 202 of substrate 200. The exemplary conductive path of Figure 5 includes bond wire 208, metalizations 204 and 209, and vias 203.
Adjacent to side surfaces 104 of die 100 is an adhesive bead 310. Bead 310 is formed on upper surface 201 of substrate 200. Bead 310 completely surrounds die 100 and contacts each of the four side surfaces 104 of die 100.
Bead 310 has a lower portion 311 which is in contact with upper surface 201 of substrate 200; an upper portion 312 which is in a press-fitted interconnection with a peripheral portion 404 of lower surface 402 of lid 400 and edge 403 of lid 400; an inner portion 313 which is in contact with a side surface 104 of die 100; and an outer portion 314 which faces away from die 100 and forms the external sidewalls of package 12. Like bead 300 of Figure 1, bead 310 spaces lid 400 a selected distance (e. g., 0.02 to 0.04 inches) above upper surface 201 of substrate 200 and upper surface 101 of die 100. Bead 310 of Figure 5 does not contact upper surface 101 of die 100.
An example width of bead 310 is in the approximate range 0.050 inches to 0.10 inches, although the width may vary depending on the application.
Like bead 300 of Figure 1, bead 310 of Figure 5 is formed of an adhesive material that is viscous and flowable when it is initially applied onto upper surface 201 of substrate 200, but subsequently hardens, such as by heating at 150 °C for 60 minutes, to form a solid package sidewall that surrounds die 100. Bead 310 adheres to both upper surface 201 of substrate 200 and lid 400, and supports lid 400 above both upper surface 201 of substrate 200 and upper surface 101 of die 100.
A conventional precision bead dispenser may be used to apply bead 310 around die 100. For example, a MRSI 175-3S tool from the MRSI Company of Chelmsford, Massachusetts may be used. Example materials for bead 310 of Figure 5 are the same as those for bead 300 of Figure 1, and include epoxies, such Hysol 4451, 4323, or 4328, silicone, a blend of epoxy and silicone, or vinyl.
Lower portion 311 of bead 310 covers the peripheral portion of metal pad 222 that extends laterally on upper surface 201 beyond peripheral side surfaces 104 of die 100. Lower portion 311 of bead 310 also covers metalizations 204. By covering the exposed peripheral portions of metal pad 222 around the entire perimeter of metal die pad 222, as well as upper surface 201 of substrate 200, bead 310 helps prevent any external moisture which may penetrate substrate 200 from reaching cavity 11 and die 100.
Bead 310 also adhesively covers a major part of each bond wire 208. In particular, bead 310 envelops second end portion 217 of each bond wire 208 near metalization 204, but does not contact first end portion 216 of bond wire 208 near bonding pad 103.
As described above for package 10 of Figure 1, package 12 of Figure 5 includes a lid 400, which is in a press-fitted interconnection with bead 310. Lid 400 forms the top of package 12. Lid 400 has a planar upper surface 401, which forms the topmost outer surface of package 12, and an opposite planar lower surface 402, which is spaced above, centered over, and facing upper surface 101 of die 100. Lid 400 also has a peripheral edge 403 between upper surface 401 and lower surface 402. Edge 403 of lid 400 may be flat or diagonal, as shown in Figures 1 and 3. A peripheral portion 404 of lower surface 402 and all or part of edge 403 around the entire perimeter of package 12 is l0 in a press-fitted interconnection with upper portion 312 of bead 310.
In an alternative embodiment, the area of lid 400 is greater than the area enclosed by bead 310. In such an example, lid 400 extends beyond outer portion 314 of bead 310, and only lower surface 402 of lid 400 is connected to bead 310.
As discussed above, the material used to form lid 400 varies with the application. For SAW integrated circuit applications, lid 400 may be formed of plastic, metal, or ceramic. For EPROM integrated circuit applications or CCD or CMOS imaging die integrated circuit applications, lid 400 may be formed of a material transparent to light, such as borosilicate glass.
Figure 6 is a cross-sectional view of an exemplary conductive connection between a first end portion 216 of a bond wire 208 and a bonding pad 103 of die 100.
Bonding pad 103 is, for example, a small square of aluminum or an aluminum alloy that is about 10,000 angstroms thick. A ball bond 218 comprised of, for example, aluminum or gold, is ultrasonically or thermosonically bonded between first end portion 216 of bond wire 208 and bonding pad 103. The connection of bond wire 208 to bonding pad 103 by ball bond 218 may be accomplished using a conventional bond wire attaching apparatus, such as the KNS 1488 or 1472 attachment machine from the KNS Company of Willow Grove, Pennsylvania.
As shown in Figure 6, a conformal adhesive material, denoted as coating 219, covers each bonding pad 103 and ball bond 218. In alternative embodiments, coating 219 need not cover the entire height of each ball bond 218, provided that each bonding pad 103 is covered.
A purpose of adhesive coating 219 is to protect bonding pad 103 from corrosion. When initially applied, the material of coating 219 should be somewhat viscous and conformal, but should be hardenable so that a solid, protective barrier layer covers bonding pad 103. Coating 219 may be formed of the same type of material as bead 310, and may be hardened in the same manner. As an example, the material selected for coating 219 may be an epoxy material, such as Hysol 4323.
Coating 219 may be applied to bonding pad 103 by applying a drop of the selected material to each bonding pad 103 and ball bond 218 with a conventional needle dispenser. Alternatively, a continuous line of the selected adhesive material may be applied to and between each bonding pad 103 and ball bond 218 with a needle dispenser. Using this method, a line of adhesive material connects and covers each of the bonding pads 103 and ball bonds 218. In a subsequent step, coating 219 is hardened, such as by heating at 150°C for 60 minutes. In CCD or CMOS imaging applications, as exemplified by die 100 of Figure 5, care may be necessary in selecting and applying coating 219 to ensure that coating 219 does not contact sensing cell 105.
Figure 7 is an embodiment of an alternative package 13 in accordance with the present invention.
The only difference between package 12 of Figure 5 and package 13 of Figure 7 is the placement of the adhesive bead which surrounds integrated circuit die 100 and forms the sidewalls of package 13.
Bead 320 of Figure 7 is formed on upper surface 201 of substrate 200. Bead 320 completely surrounds die 100, contacting the entirety of each side surface 104 around the entire perimeter of die 100.
Bead 320 of Figure 7 has a lower portion 321 which is in contact with upper surface 201 of substrate 200;
an upper portion 322 which is in a press-fitted interconnection with a peripheral portion 404 and edge 403 of lid 400; an inner portion 323 which is in contact with a side surface 104 of die 100 and covers the perimeter of upper surface 101 of die 100, including bonding pads 103 and ball bonds 218, around the entire perimeter of die 100; and, an outer portion 324 which faces away from die 100 and forms external peripheral sidewalls of package 13.

Like bead 300 of Figure 1, bead 320 supports lid 400 a selected distance (e. g., 0.02 to 0.04 inches) above upper surface 201 of substrate 200 and upper surface 101 of die 100. In addition, bead 320 of Figure 7 completely envelopes bond wire 208.
Lower portion 321 of bead 320 of Figure 7 covers the portion of metal pad 222 that extends laterally on upper surface 201 of substrate 200 beyond side surfaces 104 of die 100. Lower portion 321 of bead 320 also covers metalizations 204. By covering the exposed peripheral portions of metal pad 222, as well as upper surface 201 of substrate 200, bead 320 helps prevent external moisture which may penetrate substrate 200 from reaching cavity 11 and die 100. In addition, bead 320 of Figure 7 covers each bonding pad 103 and ball bond 218, and thus prevents corrosion of bonding pad 103.
Bead 320 of Figure 7, like bead 300 of Figure 1 and bead 310 of Figure 5, is formed of an adhesive material that is viscous and flowable when it is initially applied onto upper surface 201 of substrate 200, but subsequently hardens, such as by heating at 150 °C for 60 minutes. Bead 320 form a solid package sidewall that surrounds die 100 and adheres to and separates substrate 200 and lid 400.
The example adhesive materials and methods of application described above for bead 300 of Figure 1 and bead 310 of Figure 5 also apply to bead 320 of Figure 7. In CCD and CMOS imaging die applications, as exemplified by die 100, care may be necessary in selecting and applying bead 320 to ensure that the bead material does not contact sensing cell 105.
Figure 13 is a flow chart of an alternative method of constructing packages within the present invention.
The process of Figure 13 involves creating an array of packages on a planar sheet of an insulating substrate material which includes a plurality of physically connected package substrates 200 in a matrix, and then cutting the array apart to separate the individual packages. The number of packages in the array can vary, depending, for example, on the size of the sheet of substrate material and the area of the integrated circuit die.
The first step of Figure 13 is to provide a generally planar sheet 223 of insulating material, such as an epoxy laminate or ceramic, having, for example, four physically joined package substrates 200 formed in a matrix thereon. Figure 8 is a top view of an array 20 of four incomplete packages 14 prior to a step of placing an adhesive bead around each of the four die 100 on a planar sheet 223. Dash lines delineate the boundaries of the upper surfaces 201 of each of the four package substrates 200 of substrate sheet 223 of array 20. Depending on the application, a conductive metal shorting bar (not shown) may be formed around each package substrate. During assembly, the shorting bar is electrically connected to the die to protect the die from electrostatic discharge.
Each package substrate 200 of sheet 223 of Figure 8, like the substrates 200 of Figures 5 and 7 has an upper surface 201 in a common plane, a metal die pad 222, and metalizations 207. In addition, although not shown, each package substrate 200 of sheet 223 has conductive through via 203, a lower surface 202 in a common plane, metalizations 209, contacts 207 and 214, and, optionally, interconnection balls 213. As described above, metal die pad 222 is sized to extend laterally beyond the entire perimeter of die 100.
Interconnection balls 223 may be formed either before or after the four exemplary packages of array 20 are separated.
A second step of Figure 13 is to place and adhesively attach a die 100 onto each metal pad 222 of sheet 223 of Figure 8. In particular, lower surface 102 of die 100 is attached by, for example, epoxy, to metal die pad 222. In Figure 8, each die 100 has a sensing cell 105, as in a SAW, EPROM, CCD, or CMOS
integrated circuit die, although other types of die may be used. Exemplary methods of placing and attaching a 2o die 100 to a metal pad 222 are described above.
A third step of Figure 13 is to electrically connect each integrated circuit die 100 to the respective conductive path through each package substrate 200 of sheet 223 of Figure 8, and hence to conductive structure on the opposite second surface 202 of each package substrate 200. This step includes attaching bond wires 208 between each contact on metalization 204 and each bonding pad 103 of each die 100. A conventional bond wire attachment tool, such as the KNS 1488 tool described above, may be used. A

fourth step of Figure 13 is to apply an adhesive coating 219 to cover each bonding pad 103 and ball bond 218 of each die 100, as is shown in Figure 6.
A fifth step of Figure 13 is to apply a bead of adhesive material onto the upper surface 201 of each substrate 200 of sheet 223 around each die 100 of Figure 8. This may be accomplished by applying beads of adhesive material in parallel columns adjacent to and between each die 100, and then applying beads of l0 adhesive material in parallel rows adjacent to and between each die 100 and perpendicularly across the columns of beads, so that a crisscrossing pattern of columns and rows of bead material is deposited on the substrate sheet 223 around all sides of each die 100.
For example, criss-crossing beads would be placed on the dash lines of Figure 8. By this method, a single bead is applied to sheet 223 between adjacent package substrates 200 and their respective adjacent dies 100.
The crisscrossing beads meld to form a continuous bead around each die 100 in array 20.
Figure 9 is a cross-sectional view of array 20 of Figure 8 after an adhesive bead has been applied to substrate sheet 223 around each die 100 and after a sheet 410 of lid material has been centrally placed and pressed onto the crisscross pattern of adhesive beads.
Three beads 325 are shown in this cross-section.
Similar to bead 310 of Figure 5, beads 325 of Figure 9 contact each side surface 104 of each die 100, but do not cover upper surface 101 of the die 100. Beads 325 also cover each second end portion 217 of each bond *rB

wire 208 and the exposed portion of metal pad 222 that extends laterally beyond each side surface 104 of each die 100. A single bead 325 is shared between the two adjacent package substrates 200 and dies 100.
The adhesive material selected for bead 325 may vary with the application. As with bead 300 of Figure 1, the material of bead 325 of Figure 9 is an adhesive material tsuch as Hysol 4451 epoxy) that is viscous and flowable when it is initially applied onto each upper surface 201 of substrate 200 of sheet 223 of array 20, but subsequently hardens, such as by heating at 150 °C for 60 minutes. Bead 325 adheres to both substrate sheet 223 and lid sheet 420 of array 20.
The location and placement of bead 325 around each die 100 of substrate 223 of array 20 of Figure 8 may vary with the application. For example, along the lines of Figure 5, the bead may be placed onto upper surface 201 of each substrate 220 of sheet 223 so that the bead contacts each side surface 104 of each die 100, but does not cover upper surface 101 of die 100.
Alternatively, along the lines of Figure 7, the bead may be placed onto upper surface 201 of each substrate 200 of sheet 223 so that the bead 325 contacts each side surfaces 104 and covers a peripheral portion of upper surface 101 of each die 100, including bond wires 108, bonding pads 103, and ball bonds 218.
Alternatively, along the lines of Figure 1, the bead may be placed onto upper surface 201 of each substrate 200 of sheet 223 a selected lateral distance from each die 100.

Figure 10 shows a cross sectional view of an embodiment of an adhesive bead 325 for array 20 prior to the step of placing a sheet 410 of lid material (see Figure 9) onto the crisscrossing pattern of bead material. In particular, bead 325 of Figure 10 has an upper portion which includes a dome-shaped central first peak 327 and two shorter dome-shaped second peaks 328, one adjacent to each side of first peak 327. One advantage of applying a bead with the shape shown in Figure 10 is that, when a sheet 410 of lid material is pressed onto the bead, the width of the bead in contact with sheet 410 will be approximately the same as the width of the bead on substrate sheet 223.
Bead 325 of Figure 10 is applied using a conventional precision dispensing tool, Such as the MRSI 175-3S tool, which has a modified dispensing tip.
Figure 11 is a top view of an example modified dispensing tip 50. The five circles of Figure 11 represent nozzles for dispensing the adhesive material of bead 325.
Dispensing tip 50 of Figure 11 includes a central hollow first nozzle 51. Adjacent to each side of first nozzle 51 are two smaller-diameter hollow nozzles, denoted second nozzle 52 and third nozzle 53. Also adjacent to first nozzle 51, but in a plane perpendicular to the plane of nozzles 52 and 53, are fourth nozzle 54 and fifth nozzle 55, which are also smaller in diameter than first nozzle 51. The table below provides x-y coordinates (in inches) and sizes for nozzles 51-55.

Nozzle No. X Y Nozzle Gauge 51 0.000 0.000 17 Thin 52 0.053 0.053 23 Thin 53 -0.031 0.031 21 Thin 54 -0.053 -0.053 23 Thin 55 0.032 -0.031 21 Thin When bead material is dispensed from tip 50 of Figure 11, the cross-sectional shape of each steam of bead material as it leaves nozzles 51-55 is circular.
The parallel streams of viscous bead material exiting nozzles 51-55 meld into each other and settle into the three-peaked shape of bead 325 of Figure 10. The height of both first peak 327 and second peak 328 of bead 325 above first surface 201 of each substrate 200 of sheet 223 exceeds the height of die 100 above first surface 201.
The height of first peak 327 of bead 325 of Figure 10 above each first surface 201 of each substrate 200 of sheet 223 of array 20 is approximately 1.20 to 2 times the height of second peak 328 above first surface 201. Example heights for central peak 327 (before a sheet 410 of lid material is press-fitted onto beads 325) range from 0.030 to 0.050 inches above substrate sheet 223. Example heights for second peak 328 (before a sheet of lid material is pressed onto beads 325) range from 0.020 to 0.040 inches above substrate sheet 223. Example widths of bead 325 range from about 0.120 to 0.150 inches.

After the fifth step of applying a criss-crossing pattern of adhesive bead material around each die 100 on sheet 223 of array 20 (see Figure 9), but before bead 325 hardens, a sixth step of Figure 13 is to place a thin, lightweight, generally planar sheet 410 of material suitable for a package lid squarely onto the crisscrossed beads 325 of substrate sheet 223. During this step, the adhesive material of the upper portion of bead 325 of Figure 10 adheres to the sheet of lid material. When array 20 is cut apart, the lid material of sheet 410 forms a lid 400 on each of the four completed packages 14 formed from array 20 (see Figure 12) .
As discussed above, Figure 9 is a cross-sectional view of an array 20 after the placement of a sheet 410 of lid material onto beads 325. As shown, the material of beads 325 connects substrate sheet 223 to lid sheet 410, forming sealed cavities 11 around each of the four die 100 of array 20.
The material of lid sheet 410 may vary depending on the application, as described above for lid 400 of Figures 1, 5, and 7. For example, lid sheet 410 may be ceramic, plastic, metal, or glass. The area of lid sheet 410 should be large enough to cover each incomplete package 14 of array 20, including the adhesive beads 325 around all of the integrated circuit dies 100. The material of sheet 410 should be at least sufficiently light in weight to be temporarily supported by the still-viscous adhesive beads 325. A
conventional pick and place tool, such as the MRSI 175-3S tool, can be used to place lid sheet 410 onto bead 325 of Figures 9 and 10. Sheet 410 will settle by force of gravity onto beads 325. Optionally, sheet 410 may be pressed onto beads 325 by hand or by using the custom pressing machine described above to increase adherence to beads 325. The sheet of lid material may be heated prior to placement upon the beads to increase adherence to the bead.
A seventh step of Figure 13 is to harden the material of beads 325 of Figure 9. Where epoxy material is used for beads 325, as discussed above, the epoxy bead material can be hardened by baking array 20 at 150 °C for 60 minutes. After hardening, beads 325 support lid sheet 410 above first surfaces 201 of each package substrates 200 of sheet 223 and also above first surfaces 101 of each die 100.
Subsequently, an eighth step of Figure 13 is separating each package 14 in array 20 of Figure 9, wherein the physically joined package substrates 200 of sheet 223 are separated, and lid sheet 410 is divided such that individual packages 14 are formed. This step may be performed, for example, by vertically cutting substrate sheet 223, lid sheet 410, and bead 325 using a conventional wafer saw, such as the KNS 98410 saw.
During the cutting operation, adhesive wafer mounting tape, such as is conventionally used to hold a wafer while the wafer is cut into individual integrated circuits, may be applied to lid sheet 410 and used to hold array 20 stationary. Array 20 is inverted during WO 99/50904 PCT/i1S99/05364 the cutting step so that the wafer tape rests on a platen.
One method of cutting array 20 is to make parallel vertical cuts through the center of each column of parallel beads 325 shown in Figure 9, and then to turn array 20 ninety degrees, and make parallel vertical cuts through the center of the rows of beads 325 which crisscross the columns of beads 325 that were originally cut. During this step, the single bead 325 shared between adjacent dies 100 and package substrates 200 of sheet 223 is split in half, such that half of the bead forms a sidewall of one package 14 and the other half forms a sidewall of a second package 14. In addition, the peripheral portions of array 200, including the peripheral edges of substrate sheet 223 and lid sheet 410 and the peripheral (unshared) beads 325 are also cut vertically, to ensure that each package 14 is the same size and that all sides of packages 14 are vertical.
Figure 12 is a cross-sectional view of an exemplary package 14 which was cut from array 20 of Figure 9. Like the packages of Figures 1, 5, and 7, package 14 has a substrate 200 as a base, a lid 400 as a package top, and a hardened adhesive bead 329 as sidewal k around cavity 11 and die 100.
Package 14 has vertical sides about its entire perimeter. The vertical sides were formed by the vertical cutting of all beads 325, lid sheet 410, and substrate sheet 223.

Each bead 329 of Figure 12 was formed by splitting a single bead 325 of Figure 9 vertically at its center.
Bead 329 has lower portion 330 which adheres to upper surface 201 of substrate 200 and also covers metal die pad 222; an upper portion 331 which adheres to peripheral portion 404 of lower surface 402 of lid 400;
an inner portion 332 which contacts side surfaces 104 of die 100 and covers second end portion 217 of bond wires 208; and, a straight outer portion 333 which was formed by the step of cutting package 14 from array 20.
Outer portion 333 of bead 329 forms the straight vertical sidewalls of package 14. An example width of bead 329 is in the range of approximately 0.050 inches to 0.070 inches.
Like bead 300 of Figure 1, bead 329 supports lower surface 401 of lid 400 a distance (e~a., 0.02-0.04 inches) above upper surface 201 of substrate 200 and die 100 and forms solid package sidewalls around die 100. Moreover, like bead 310 of Figure 5, inner portion 332 of bead 329 of Figure 13 contacts side surfaces 104 of die 100 and also covers second end portion 217 of each bond wire 208. Unlike packages 10, 12 and 13 of Figures 1, 5 and 7, respectively, lid 400 is not press-fitted into bead 325, but rather rests on upper portion 331 of bead 329. Edge 403 of lid 400 is not within bead 329.
In an alternative embodiment of package 14 along the lines of package 13 of Figure 7, inner portion 332 of bead 329 covers side surfaces 104, the entire periphery of upper surface 101 of die 100, including bonding pads 103, and all of each bond wire 208.
The preferred and alternative embodiments described above are merely examples of the present invention. Artisans will recognize that variations are possible.

Claims (26)

1. A package containing an integrated circuit die comprising:
an integrated circuit die having a first surface, an opposite second surface, a first conductive structure on the die's first surface, and a perimeter;
a substrate having a generally planar first surface and an opposite second surface having a second conductive structure thereon;
a conductive path which passes through the substrate for conducting an electrical signal between the first conductive structure of the integrated circuit die and the second conductive structure on the second surface of the substrate;
a metal die pad having a perimeter on the first surface of the substrate, wherein the second surface of the integrated circuit is placed on the metal die pad, and the metal die pad extends laterally beyond the entire perimeter of the integrated circuit die;
an adhesive bead on the first surface of the substrate, said bead surrounding the integrated circuit die and covering a peripheral portion of the metal die pad around the entire perimeter of the metal die pad;
a lid having a generally planar first surface; and wherein the lid is connected to the adhesive bead around the integrated circuit die, and the first surface of the lid is supported above the first surface of the substrate and the integrated circuit die by the bead.
2. The package of claim 1, wherein an adhesive material covers the first conductive structure.
3. The package of claim 1, wherein the lid has a perimeter, a second surface opposite the first surface of lid, and an edge between the first and second surfaces of the lid, and the lid and at least part of the edge around the entire lid are in a press fitted interconnection with the bead.
4. The package of claim 1, wherein the package has vertical peripheral sides around the entire package.
5. The package of claim 1, wherein the adhesive bead has a width of at least approximately 0.050 inches and the lid is a planar one-piece structure.
6. The package of claim 5, wherein the lid is plastic.
7. The package of claim 5, wherein the lid is ceramic.
8. The package of claim 5, wherein the lid is transparent to light.
9. The package of claim 5, wherein the lid is metal.
10. A package containing an integrated circuit die comprising:
an integrated circuit die having a first surface, an opposite second surface, a first conductive structure on the die's first surface, and a perimeter;
a substrate having a generally planar first surface and an opposite second surface having a second conductive structure thereon;
a conductive path which passes through the substrate for conducting an electrical signal between the first conductive structure of the integrated circuit die and the second conductive structure on the second surface of the substrate;
an adhesive bead on the first surface of the substrate, said bead surrounding the integrated circuit die and covering the first conductive structure and a peripheral portion of the first surface of the integrated circuit die around the entire perimeter of the integrated circuit die;
a lid having a generally planar first surface; and wherein the lid is connected to the adhesive bead around the integrated circuit die, and the first surface of the lid is supported above the first surface of the substrate and the integrated circuit die by the bead.
11. The package of claim 10, wherein the lid has a perimeter, a second surface opposite the first surface of lid, and an edge between the first and second surfaces of the lid, and the led and at least part of the edge around the entire lid are in a press-fitted interconnection with the bead.
12. The package of claim 10 wherein the package has vertical peripheral sides around the entire package.
13. The package of claim 10, wherein a metal die pad having a perimeter is on the first surface of the substrate;
the second surface of the integrated circuit is placed on the metal die pad;
the metal die pad extends laterally beyond the entire perimeter of the integrated circuit die; and the adhesive bead covers a peripheral portion of the metal die pad around the entire perimeter of the metal die pad.
14. The package of claim 10, wherein the adhesive bead has a width of at least approximately 0.050 inches and the lid is a planar one-piece structure.
15. The package of claim 14, wherein the lid is plastic.
16. The package of claim 14, wherein the lid is ceramic.
17. The package of claim 14, wherein the lid is metal.
18. The package of claim 14, wherein the lid is transparent to light.
19. A method of making a package containing an integrated circuit comprising:
providing an integrated circuit having a perimeter;
providing a substrate having a generally planar first surface, a metal die pad having a perimeter on the first surface of the substrate, and a conductive path through the substrate;
placing the integrated circuit die on the metal die pad;
sizing the metal die pad so that, upon placement of the integrated circuit die onto the metal die pad, the metal die pad extends laterally beyond the entire perimeter of the integrated circuit die;
electrically connecting the integrated circuit die to the conductive path through the substrate;

applying a bead of a viscous first adhesive material onto the first surface of the substrate around the integrated circuit die, said adhesive bead covering a peripheral portion of the metal die pad about the entire perimeter of the metal die pad;
providing a lid with a generally planar first surface;
placing the first surface of said lid onto the bead around the die such that the first surface of the lid is supported above the first surface of the substrate and the integrated circuit die by the adhesive bead; and hardening the adhesive bead.
20. The method of claim 19, wherein the integrated circuit has a first surface facing the first surface of the lid, and a first conductive structure on the first surface of the integrated circuit; and the method further includes covering the first conductive structure with a viscous second adhesive material and hardening the second adhesive material.
21. The method of claim 19, wherein the lid includes a second surface opposite the first surface of the lid, and a peripheral edge between the first and second surfaces of the lid around the entire lid, and the method further includes pressing the lid and at least part of the edge into the adhesive bead.
22. The method of claim 19, wherein the integrated circuit has a first surface facing the first surface of the lid, and a first conductive structure on the first surface of the integrated circuit; and the step of applying a bead of viscous adhesive material includes covering the first conductive structure and a peripheral portion of the first surface of the integrated circuit die around the entire integrated circuit die with the bead.
23. A method of making a plurality of integrated circuit packages each containing an integrated circuit die comprising:
providing a planar first sheet of an insulating material, said first sheet including a plurality of physically-joined package substrates, wherein each package substrate has a planar first surface in a common plane;
placing an integrated circuit die on the first surface of each package substrate;
electrically connecting each integrated circuit die to a conductive path through the die's respective package substrate;
applying a bead of an adhesive material onto the first surface of each package substrate of the first sheet around each integrated circuit die;
providing a second sheet of a material for forming a lid for each package, said second sheet having a planar first surface and an area which is at least sufficient to cover the adhesive beads around all of the integrated circuit dies;
placing the first surface of said second sheet onto the adhesive beads around all of the dies such that the first surface of the second sheet is supported above all of the first surfaces of the package substrates of the first sheet and all of the integrated circuit dies by the adhesive beads;
hardening the adhesive beads around all of the integrated circuit dies; and separating the individual package substrates of the first sheet and dividing the second sheet such that individual packages each having a package substrate, an enclosed integrated circuit die, and a lid are formed.
24. The method of claim 23, wherein the step of applying a bead of a viscous adhesive material includes applying a single bead of the viscous adhesive material between adjacent integrated circuit die of adjacent package substrates of the first sheet, and the step of separating the individual package substrates of the first sheet and the second sheet includes splitting the single bead between two packages.
25. The method of claim 24, wherein each package formed is the same size and has vertical peripheral sides around the entire package.
26. The method of claim 25, wherein the step of applying a bead of a viscous adhesive material onto the first surface of each package substrate of the first sheet around each integrated circuit die includes forming a bead having a central first peak and two shorter second peaks.
CA002290587A 1998-03-30 1999-03-11 Integrated circuit package and method of making Abandoned CA2290587A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/050,666 1998-03-30
US09/050,666 US6117705A (en) 1997-04-18 1998-03-30 Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate
PCT/US1999/005364 WO1999050904A1 (en) 1998-03-30 1999-03-11 Integrated circuit package and method of making

Publications (1)

Publication Number Publication Date
CA2290587A1 true CA2290587A1 (en) 1999-10-07

Family

ID=21966643

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002290587A Abandoned CA2290587A1 (en) 1998-03-30 1999-03-11 Integrated circuit package and method of making

Country Status (6)

Country Link
US (2) US6117705A (en)
EP (1) EP0985230A1 (en)
JP (1) JP2000516773A (en)
KR (1) KR20010012828A (en)
CA (1) CA2290587A1 (en)
WO (1) WO1999050904A1 (en)

Families Citing this family (170)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6730541B2 (en) * 1997-11-20 2004-05-04 Texas Instruments Incorporated Wafer-scale assembly of chip-size packages
KR100266693B1 (en) * 1998-05-30 2000-09-15 김영환 Stackable ball grid array semiconductor package and fabrication method thereof
US6092281A (en) 1998-08-28 2000-07-25 Amkor Technology, Inc. Electromagnetic interference shield driver and method
US6084297A (en) * 1998-09-03 2000-07-04 Micron Technology, Inc. Cavity ball grid array apparatus
JP4803855B2 (en) * 1999-02-09 2011-10-26 三洋電機株式会社 Manufacturing method of semiconductor device
US6566745B1 (en) * 1999-03-29 2003-05-20 Imec Vzw Image sensor ball grid array package and the fabrication thereof
TW413874B (en) * 1999-04-12 2000-12-01 Siliconware Precision Industries Co Ltd BGA semiconductor package having exposed heat dissipation layer and its manufacturing method
US6274927B1 (en) 1999-06-03 2001-08-14 Amkor Technology, Inc. Plastic package for an optical integrated circuit device and method of making
JP3339473B2 (en) * 1999-08-26 2002-10-28 日本電気株式会社 Package substrate, semiconductor device including the package substrate, and methods of manufacturing the same
FR2798000B1 (en) * 1999-08-27 2002-04-05 St Microelectronics Sa METHOD FOR PACKAGING A CHIP WITH PARTICULARLY OPTICAL SENSORS AND SEMICONDUCTOR DEVICE OR PACKAGE CONTAINING SUCH A CHIP
US6448635B1 (en) 1999-08-30 2002-09-10 Amkor Technology, Inc. Surface acoustical wave flip chip
JP2001118967A (en) * 1999-10-19 2001-04-27 Sanyo Electric Co Ltd Package stracture of solid-state image sensing device
FR2800909B1 (en) * 1999-11-04 2003-08-22 St Microelectronics Sa OPTICAL SEMICONDUCTOR PACKAGE AND METHOD FOR MANUFACTURING SUCH A PACKAGE
US6841412B1 (en) * 1999-11-05 2005-01-11 Texas Instruments Incorporated Encapsulation for particle entrapment
US6949822B2 (en) * 2000-03-17 2005-09-27 International Rectifier Corporation Semiconductor multichip module package with improved thermal performance; reduced size and improved moisture resistance
US6426284B1 (en) * 2000-03-20 2002-07-30 Illinois Tool Works Inc. Method of manufacturing wire bond pad
US6525405B1 (en) * 2000-03-30 2003-02-25 Alphatec Holding Company Limited Leadless semiconductor product packaging apparatus having a window lid and method for packaging
US6444499B1 (en) * 2000-03-30 2002-09-03 Amkor Technology, Inc. Method for fabricating a snapable multi-package array substrate, snapable multi-package array and snapable packaged electronic components
JP4403631B2 (en) * 2000-04-24 2010-01-27 ソニー株式会社 Manufacturing method of chip-shaped electronic component and manufacturing method of pseudo wafer used for manufacturing the same
US6541310B1 (en) * 2000-07-24 2003-04-01 Siliconware Precision Industries Co., Ltd. Method of fabricating a thin and fine ball-grid array package with embedded heat spreader
US6507104B2 (en) * 2000-09-07 2003-01-14 Siliconware Precision Industries Co., Ltd. Semiconductor package with embedded heat-dissipating device
JP4565727B2 (en) * 2000-10-10 2010-10-20 三洋電機株式会社 Manufacturing method of semiconductor device
TW466785B (en) * 2000-10-11 2001-12-01 Ultratera Corp Thin-type photosensitive semiconductor device
US6867493B2 (en) * 2000-11-15 2005-03-15 Skyworks Solutions, Inc. Structure and method for fabrication of a leadless multi-die carrier
US6960824B1 (en) * 2000-11-15 2005-11-01 Skyworks Solutions, Inc. Structure and method for fabrication of a leadless chip carrier
US8629005B1 (en) 2000-11-28 2014-01-14 Knowles Electronics, Llc Methods of manufacture of bottom port surface mount silicon condenser microphone packages
US7434305B2 (en) 2000-11-28 2008-10-14 Knowles Electronics, Llc. Method of manufacturing a microphone
US6564454B1 (en) 2000-12-28 2003-05-20 Amkor Technology, Inc. Method of making and stacking a semiconductor package
CN2457740Y (en) * 2001-01-09 2001-10-31 台湾沛晶股份有限公司 Structure of IC wafer
KR20020074073A (en) * 2001-03-16 2002-09-28 엘지전자 주식회사 Heat dissipation structure of ic
US6551345B2 (en) * 2001-04-26 2003-04-22 Alfred E. Mann Foundation For Scientific Research Protection apparatus for implantable medical device
US20030204218A1 (en) * 2001-04-26 2003-10-30 Vogel Martin J. Protection apparatus for implantable medical device
JP4468609B2 (en) * 2001-05-21 2010-05-26 株式会社ルネサステクノロジ Semiconductor device
US6429513B1 (en) 2001-05-25 2002-08-06 Amkor Technology, Inc. Active heat sink for cooling a semiconductor chip
US6734552B2 (en) 2001-07-11 2004-05-11 Asat Limited Enhanced thermal dissipation integrated circuit package
US7015072B2 (en) 2001-07-11 2006-03-21 Asat Limited Method of manufacturing an enhanced thermal dissipation integrated circuit package
US6511866B1 (en) * 2001-07-12 2003-01-28 Rjr Polymers, Inc. Use of diverse materials in air-cavity packaging of electronic devices
US6790710B2 (en) * 2002-01-31 2004-09-14 Asat Limited Method of manufacturing an integrated circuit package
US6861720B1 (en) 2001-08-29 2005-03-01 Amkor Technology, Inc. Placement template and method for placing optical dies
US6603183B1 (en) * 2001-09-04 2003-08-05 Amkor Technology, Inc. Quick sealing glass-lidded package
US6759266B1 (en) * 2001-09-04 2004-07-06 Amkor Technology, Inc. Quick sealing glass-lidded package fabrication method
US6470594B1 (en) * 2001-09-21 2002-10-29 Eastman Kodak Company Highly moisture-sensitive electronic device element and method for fabrication utilizing vent holes or gaps
JP4000507B2 (en) 2001-10-04 2007-10-31 ソニー株式会社 Method for manufacturing solid-state imaging device
US6630661B1 (en) * 2001-12-12 2003-10-07 Amkor Technology, Inc. Sensor module with integrated discrete components mounted on a window
US6784534B1 (en) 2002-02-06 2004-08-31 Amkor Technology, Inc. Thin integrated circuit package having an optically transparent window
SG111935A1 (en) * 2002-03-04 2005-06-29 Micron Technology Inc Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
SG121707A1 (en) 2002-03-04 2006-05-26 Micron Technology Inc Method and apparatus for flip-chip packaging providing testing capability
US6745462B2 (en) 2002-03-07 2004-06-08 Kulicke & Soffa Industries, Inc. Method and apparatus for reducing deformation of encapsulant in semiconductor device encapsulation by stencil printing
TW544894B (en) * 2002-04-10 2003-08-01 Siliconware Precision Industries Co Ltd Chip carrier with dam bar
US6908791B2 (en) * 2002-04-29 2005-06-21 Texas Instruments Incorporated MEMS device wafer-level package
US7138711B2 (en) * 2002-06-17 2006-11-21 Micron Technology, Inc. Intrinsic thermal enhancement for FBGA package
US6906403B2 (en) * 2002-06-04 2005-06-14 Micron Technology, Inc. Sealed electronic device packages with transparent coverings
US6940154B2 (en) * 2002-06-24 2005-09-06 Asat Limited Integrated circuit package and method of manufacturing the integrated circuit package
JP4443865B2 (en) * 2002-06-24 2010-03-31 富士フイルム株式会社 Solid-state imaging device and manufacturing method thereof
US6744109B2 (en) * 2002-06-26 2004-06-01 Agilent Technologies, Inc. Glass attachment over micro-lens arrays
US20040037044A1 (en) * 2002-08-21 2004-02-26 Alexander Cook Heat sink for surface mounted power devices
US6900531B2 (en) * 2002-10-25 2005-05-31 Freescale Semiconductor, Inc. Image sensor device
ITMI20022467A1 (en) * 2002-11-20 2004-05-21 St Microelectronics Srl PROCESS FOR REALIZING A BYTE SELECTION TRANSISTOR FOR
US7164192B2 (en) * 2003-02-10 2007-01-16 Skyworks Solutions, Inc. Semiconductor die package with reduced inductance and reduced die attach flow out
US6815254B2 (en) * 2003-03-10 2004-11-09 Freescale Semiconductor, Inc. Semiconductor package with multiple sides having package contacts
JP4381714B2 (en) * 2003-04-16 2009-12-09 Okiセミコンダクタ株式会社 Surface acoustic wave device, surface acoustic wave device, and method of manufacturing surface acoustic wave device
US8896397B2 (en) * 2003-04-16 2014-11-25 Intellectual Ventures Fund 77 Llc Surface acoustic wave device and method of adjusting LC component of surface acoustic wave device
FR2854495B1 (en) * 2003-04-29 2005-12-02 St Microelectronics Sa METHOD FOR MANUFACTURING SEMICONDUCTOR HOUSING AND SEMICONDUCTOR GRID HOUSING
US20060124915A1 (en) * 2003-05-19 2006-06-15 Siegfried Buettner Production of an optoelectronic component that is enclosed in plastic, and corresponding methods
US7279355B2 (en) * 2003-06-27 2007-10-09 Avago Technologies Ecbuip (Singapore) Pte Ltd Method for fabricating a packaging device for semiconductor die and semiconductor device incorporating same
US7919787B2 (en) * 2003-06-27 2011-04-05 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Semiconductor device with a light emitting semiconductor die
US7256486B2 (en) * 2003-06-27 2007-08-14 Avago Technologies Ecbu Ip (Singapore) Pte. Ltd. Packaging device for semiconductor die, semiconductor device incorporating same and method of making same
US6913952B2 (en) * 2003-07-03 2005-07-05 Micron Technology, Inc. Methods of forming circuit traces and contact pads for interposers utilized in semiconductor packages
US7372153B2 (en) * 2003-10-07 2008-05-13 Taiwan Semiconductor Manufacturing Co., Ltd Integrated circuit package bond pad having plurality of conductive members
DE10348620A1 (en) * 2003-10-15 2005-06-02 Infineon Technologies Ag Semiconductor module with housing contacts
US6905910B1 (en) * 2004-01-06 2005-06-14 Freescale Semiconductor, Inc. Method of packaging an optical sensor
US20050230821A1 (en) * 2004-04-15 2005-10-20 Kheng Lee T Semiconductor packages, and methods of forming semiconductor packages
US20050266592A1 (en) * 2004-05-28 2005-12-01 Intersil Americas, Inc. Method of fabricating an encapsulated chip and chip produced thereby
US20060043513A1 (en) * 2004-09-02 2006-03-02 Deok-Hoon Kim Method of making camera module in wafer level
US7183657B2 (en) * 2004-09-23 2007-02-27 Texas Instruments Incorporated Semiconductor device having resin anti-bleed feature
US20060071305A1 (en) * 2004-09-24 2006-04-06 Kai-Kuang Ho Electrical package structure including chip with polymer thereon
TWI321342B (en) * 2004-11-05 2010-03-01 Altus Technology Inc An integrate circuit chip encapsulation and the method of manufacturing it
KR100498708B1 (en) * 2004-11-08 2005-07-01 옵토팩 주식회사 Electronic package for semiconductor device and packaging method thereof
US7196406B2 (en) * 2004-11-22 2007-03-27 Infineon Technologies Ag ESD protection apparatus for an electrical device
US7273767B2 (en) * 2004-12-31 2007-09-25 Carsem (M) Sdn. Bhd. Method of manufacturing a cavity package
US20060197201A1 (en) * 2005-02-23 2006-09-07 Hsin Chung H Image sensor structure
EP1713126A1 (en) * 2005-04-14 2006-10-18 Shih-Hsien Tseng Image pickup device and a manufacturing method thereof
US7745897B2 (en) * 2005-05-27 2010-06-29 Aptina Imaging Corporation Methods for packaging an image sensor and a packaged image sensor
DE102005025465B4 (en) * 2005-05-31 2008-02-21 Infineon Technologies Ag Semiconductor component with corrosion protection layer and method for producing the same
KR20080014004A (en) * 2005-06-06 2008-02-13 로무 가부시키가이샤 Interposer and semiconductor device
US20070000592A1 (en) * 2005-06-29 2007-01-04 Intel Corporation Apparatus and method to operate on one or more attach sites in die package assembly
US7268428B2 (en) * 2005-07-19 2007-09-11 International Business Machines Corporation Thermal paste containment for semiconductor modules
US7550319B2 (en) * 2005-09-01 2009-06-23 E. I. Du Pont De Nemours And Company Low temperature co-fired ceramic (LTCC) tape compositions, light emitting diode (LED) modules, lighting devices and method of forming thereof
GB2433665B (en) * 2005-12-20 2009-09-23 Kingpak Tech Inc An image sensor module structure
CN100454505C (en) * 2006-01-25 2009-01-21 矽品精密工业股份有限公司 Semiconductor device and its making method
CN101026208B (en) * 2006-02-24 2011-05-11 华宏光电子(深圳)有限公司 Light-emitting diode and its preparing method
DE102006014247B4 (en) * 2006-03-28 2019-10-24 Robert Bosch Gmbh Image recording system and method for its production
US20080203512A1 (en) * 2006-06-07 2008-08-28 Hon Hai Precision Industry Co., Ltd. Image sensor chip package
JPWO2008023826A1 (en) * 2006-08-25 2010-01-14 三洋電機株式会社 Semiconductor device and manufacturing method thereof
JPWO2008023827A1 (en) * 2006-08-25 2010-01-14 三洋電機株式会社 Semiconductor device
US9034729B2 (en) * 2006-08-25 2015-05-19 Semiconductor Components Industries, Llc Semiconductor device and method of manufacturing the same
TW200814275A (en) * 2006-09-06 2008-03-16 Advanced Semiconductor Eng Chip carrier with a signal collection tape and manufacturing method thereof
US7772107B2 (en) * 2006-10-03 2010-08-10 Sandisk Corporation Methods of forming a single layer substrate for high capacity memory cards
US7808013B2 (en) * 2006-10-31 2010-10-05 Cree, Inc. Integrated heat spreaders for light emitting devices (LEDs) and related assemblies
KR100994845B1 (en) * 2006-11-02 2010-11-16 도판 인사츠 가부시키가이샤 Solid-state imaging device and method for manufacturing the same
US7675131B2 (en) * 2007-04-05 2010-03-09 Micron Technology, Inc. Flip-chip image sensor packages and methods of fabricating the same
US20080251866A1 (en) * 2007-04-10 2008-10-16 Honeywell International Inc. Low-stress hermetic die attach
TWI348230B (en) * 2007-08-08 2011-09-01 Huga Optotech Inc Semiconductor light-emitting device with high heat-dissipation efficiency and method of fabricating the same
US7781261B2 (en) * 2007-12-12 2010-08-24 Stats Chippac Ltd. Integrated circuit package system with offset stacking and anti-flash structure
US7985628B2 (en) * 2007-12-12 2011-07-26 Stats Chippac Ltd. Integrated circuit package system with interconnect lock
US8536692B2 (en) * 2007-12-12 2013-09-17 Stats Chippac Ltd. Mountable integrated circuit package system with mountable integrated circuit die
US8084849B2 (en) * 2007-12-12 2011-12-27 Stats Chippac Ltd. Integrated circuit package system with offset stacking
US20090243069A1 (en) * 2008-03-26 2009-10-01 Zigmund Ramirez Camacho Integrated circuit package system with redistribution
US20090256222A1 (en) * 2008-04-14 2009-10-15 Impac Technology Co., Ltd. Packaging method of image sensing device
US9293385B2 (en) * 2008-07-30 2016-03-22 Stats Chippac Ltd. RDL patterning with package on package system
US7936033B2 (en) * 2008-12-29 2011-05-03 Texas Instruments Incorporated Micro-optical device packaging system
US8405115B2 (en) * 2009-01-28 2013-03-26 Maxim Integrated Products, Inc. Light sensor using wafer-level packaging
US8759713B2 (en) * 2009-06-14 2014-06-24 Terepac Corporation Methods for interconnecting bonding pads between components
US8987030B2 (en) * 2009-08-13 2015-03-24 Knowles Electronics, Llc MEMS package and a method for manufacturing the same
US9399574B2 (en) 2009-08-13 2016-07-26 Knowles Electronics Llc MEMS package and a method for manufacturing the same
DE102009042479A1 (en) * 2009-09-24 2011-03-31 Msg Lithoglas Ag Method for producing an arrangement having a component on a carrier substrate and arrangement, and method for producing a semifinished product and semifinished product
CN102130280A (en) * 2010-12-31 2011-07-20 浙江名芯半导体科技有限公司 LED (Light Emitting Diode) package solder joint structure and process
EP2737527A4 (en) * 2011-07-25 2015-04-22 Interplex Ind Inc Lead frameless hermetic circuit package
US9374643B2 (en) 2011-11-04 2016-06-21 Knowles Electronics, Llc Embedded dielectric as a barrier in an acoustic device and method of manufacture
US9078063B2 (en) 2012-08-10 2015-07-07 Knowles Electronics, Llc Microphone assembly with barrier to prevent contaminant infiltration
US9263377B2 (en) 2012-11-08 2016-02-16 Taiwan Semiconductor Manufacturing Company, Ltd. POP structures with dams encircling air gaps and methods for forming the same
US9583414B2 (en) 2013-10-31 2017-02-28 Qorvo Us, Inc. Silicon-on-plastic semiconductor device and method of making the same
US9812350B2 (en) 2013-03-06 2017-11-07 Qorvo Us, Inc. Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer
US9478473B2 (en) * 2013-05-21 2016-10-25 Globalfoundries Inc. Fabricating a microelectronics lid using sol-gel processing
US9093563B2 (en) 2013-07-11 2015-07-28 International Business Machines Corporation Electronic module assembly with patterned adhesive array
US20150189204A1 (en) * 2013-12-27 2015-07-02 Optiz, Inc. Semiconductor Device On Cover Substrate And Method Of Making Same
US10042488B2 (en) * 2014-04-04 2018-08-07 Synaptics Incorporated Through silicon vias for backside connection
EP2996143B1 (en) 2014-09-12 2018-12-26 Qorvo US, Inc. Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same
US10085352B2 (en) 2014-10-01 2018-09-25 Qorvo Us, Inc. Method for manufacturing an integrated circuit package
US9530709B2 (en) 2014-11-03 2016-12-27 Qorvo Us, Inc. Methods of manufacturing a printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer
US9960145B2 (en) 2015-03-25 2018-05-01 Qorvo Us, Inc. Flip chip module with enhanced properties
US9613831B2 (en) 2015-03-25 2017-04-04 Qorvo Us, Inc. Encapsulated dies with enhanced thermal performance
US9728510B2 (en) 2015-04-10 2017-08-08 Analog Devices, Inc. Cavity package with composite substrate
US20160343604A1 (en) 2015-05-22 2016-11-24 Rf Micro Devices, Inc. Substrate structure with embedded layer for post-processing silicon handle elimination
US9794661B2 (en) 2015-08-07 2017-10-17 Knowles Electronics, Llc Ingress protection for reducing particle infiltration into acoustic chamber of a MEMS microphone package
US10276495B2 (en) 2015-09-11 2019-04-30 Qorvo Us, Inc. Backside semiconductor die trimming
US10083894B2 (en) * 2015-12-17 2018-09-25 International Business Machines Corporation Integrated die paddle structures for bottom terminated components
US10020405B2 (en) 2016-01-19 2018-07-10 Qorvo Us, Inc. Microelectronics package with integrated sensors
US10062583B2 (en) 2016-05-09 2018-08-28 Qorvo Us, Inc. Microelectronics package with inductive element and magnetically enhanced mold compound component
US10784149B2 (en) 2016-05-20 2020-09-22 Qorvo Us, Inc. Air-cavity module with enhanced device isolation
US10773952B2 (en) 2016-05-20 2020-09-15 Qorvo Us, Inc. Wafer-level package with enhanced performance
US10103080B2 (en) 2016-06-10 2018-10-16 Qorvo Us, Inc. Thermally enhanced semiconductor package with thermal additive and process for making the same
US10079196B2 (en) 2016-07-18 2018-09-18 Qorvo Us, Inc. Thermally enhanced semiconductor package having field effect transistors with back-gate feature
WO2018031999A1 (en) 2016-08-12 2018-02-15 Qorvo Us, Inc. Wafer-level package with enhanced performance
SG11201901193UA (en) 2016-08-12 2019-03-28 Qorvo Us Inc Wafer-level package with enhanced performance
EP3497717A1 (en) 2016-08-12 2019-06-19 Qorvo Us, Inc. Wafer-level package with enhanced performance
US10109502B2 (en) 2016-09-12 2018-10-23 Qorvo Us, Inc. Semiconductor package with reduced parasitic coupling effects and process for making the same
US10090339B2 (en) 2016-10-21 2018-10-02 Qorvo Us, Inc. Radio frequency (RF) switch
US10749518B2 (en) 2016-11-18 2020-08-18 Qorvo Us, Inc. Stacked field-effect transistor switch
US10068831B2 (en) 2016-12-09 2018-09-04 Qorvo Us, Inc. Thermally enhanced semiconductor package and process for making the same
US10490471B2 (en) 2017-07-06 2019-11-26 Qorvo Us, Inc. Wafer-level packaging for enhanced performance
US10366972B2 (en) 2017-09-05 2019-07-30 Qorvo Us, Inc. Microelectronics package with self-aligned stacked-die assembly
US10784233B2 (en) 2017-09-05 2020-09-22 Qorvo Us, Inc. Microelectronics package with self-aligned stacked-die assembly
US11152363B2 (en) 2018-03-28 2021-10-19 Qorvo Us, Inc. Bulk CMOS devices with enhanced performance and methods of forming the same utilizing bulk CMOS process
US10804246B2 (en) 2018-06-11 2020-10-13 Qorvo Us, Inc. Microelectronics package with vertically stacked dies
CN110958506A (en) * 2018-09-27 2020-04-03 北京小米移动软件有限公司 Microphone module and electronic equipment
US10964554B2 (en) 2018-10-10 2021-03-30 Qorvo Us, Inc. Wafer-level fan-out package with enhanced performance
US11069590B2 (en) 2018-10-10 2021-07-20 Qorvo Us, Inc. Wafer-level fan-out package with enhanced performance
US11646242B2 (en) 2018-11-29 2023-05-09 Qorvo Us, Inc. Thermally enhanced semiconductor package with at least one heat extractor and process for making the same
EP3915134A1 (en) 2019-01-23 2021-12-01 Qorvo US, Inc. Rf semiconductor device and manufacturing method thereof
US11705428B2 (en) 2019-01-23 2023-07-18 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US11387157B2 (en) 2019-01-23 2022-07-12 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US20200235040A1 (en) 2019-01-23 2020-07-23 Qorvo Us, Inc. Rf devices with enhanced performance and methods of forming the same
US11935799B2 (en) * 2019-06-25 2024-03-19 Intel Corporation Integrated circuit package lids with polymer features
US11164804B2 (en) 2019-07-23 2021-11-02 International Business Machines Corporation Integrated circuit (IC) device package lid attach utilizing nano particle metallic paste
US11258229B2 (en) 2019-08-16 2022-02-22 Cisco Technology, Inc. Thermal gel application on electronic and optical components
US11646289B2 (en) 2019-12-02 2023-05-09 Qorvo Us, Inc. RF devices with enhanced performance and methods of forming the same
US11923238B2 (en) 2019-12-12 2024-03-05 Qorvo Us, Inc. Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive
US11658083B2 (en) * 2020-12-09 2023-05-23 Texas Instruments Incorporated Film covers for sensor packages
US11729915B1 (en) * 2022-03-22 2023-08-15 Tactotek Oy Method for manufacturing a number of electrical nodes, electrical node module, electrical node, and multilayer structure

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1081411A (en) * 1975-12-24 1980-07-15 Philipp W.H. Schuessler Method for hermetically sealing an electronic circuit package
FR2524707B1 (en) * 1982-04-01 1985-05-31 Cit Alcatel METHOD OF ENCAPSULATION OF SEMICONDUCTOR COMPONENTS, AND ENCAPSULATED COMPONENTS OBTAINED
JPS629639A (en) * 1985-07-05 1987-01-17 Nec Yamagata Ltd Manufacture of semiconductor device
JPS6297355A (en) * 1985-10-23 1987-05-06 Toshiba Corp Hermetic seal type semiconductor
DE3817600C2 (en) * 1987-05-26 1994-06-23 Matsushita Electric Works Ltd Method of manufacturing a semiconductor device with a ceramic substrate and an integrated circuit
US4890383A (en) * 1988-01-15 1990-01-02 Simens Corporate Research & Support, Inc. Method for producing displays and modular components
US5230759A (en) * 1989-10-20 1993-07-27 Fujitsu Limited Process for sealing a semiconductor device
US5105260A (en) * 1989-10-31 1992-04-14 Sgs-Thomson Microelectronics, Inc. Rf transistor package with nickel oxide barrier
US5103292A (en) * 1989-11-29 1992-04-07 Olin Corporation Metal pin grid array package
US5278429A (en) * 1989-12-19 1994-01-11 Fujitsu Limited Semiconductor device having improved adhesive structure and method of producing same
US5250470A (en) * 1989-12-22 1993-10-05 Oki Electric Industry Co., Ltd. Method for manufacturing a semiconductor device with corrosion resistant leads
US5001829A (en) * 1990-01-02 1991-03-26 General Electric Company Method for connecting a leadless chip carrier to a substrate
US5043004A (en) * 1990-08-29 1991-08-27 Kyocera America, Inc. Method for making a ceramic lid for hermetic sealing of an EPROM circuit
US5192681A (en) * 1990-08-31 1993-03-09 Texas Instruments Incorporated Low cost erasable programmable read only memory package
US5241133A (en) * 1990-12-21 1993-08-31 Motorola, Inc. Leadless pad array chip carrier
JPH04360576A (en) * 1991-06-07 1992-12-14 Nec Corp Solid-state image sensing device
US5102829A (en) * 1991-07-22 1992-04-07 At&T Bell Laboratories Plastic pin grid array package
US5422615A (en) * 1992-09-14 1995-06-06 Hitachi, Ltd. High frequency circuit device
US5336931A (en) * 1993-09-03 1994-08-09 Motorola, Inc. Anchoring method for flow formed integrated circuit covers
JPH07111254A (en) * 1993-10-12 1995-04-25 Sumitomo Electric Ind Ltd Manufacture of semiconductor device
JPH07221217A (en) * 1993-12-10 1995-08-18 Sumitomo Kinzoku Ceramics:Kk Lid for semiconductor package and semiconductor package
JPH07169872A (en) * 1993-12-13 1995-07-04 Fujitsu Ltd Semiconductor device and manufacture thereof
US5474957A (en) * 1994-05-09 1995-12-12 Nec Corporation Process of mounting tape automated bonded semiconductor chip on printed circuit board through bumps
US5436203A (en) * 1994-07-05 1995-07-25 Motorola, Inc. Shielded liquid encapsulated semiconductor device and method for making the same
JPH08213498A (en) * 1995-02-07 1996-08-20 Sumitomo Kinzoku Electro Device:Kk Package made of ceramic
US5641713A (en) * 1995-03-23 1997-06-24 Texas Instruments Incorporated Process for forming a room temperature seal between a base cavity and a lid using an organic sealant and a metal seal ring
US5801074A (en) * 1996-02-20 1998-09-01 Kim; Jong Tae Method of making an air tight cavity in an assembly package
US5742007A (en) * 1996-08-05 1998-04-21 Motorola, Inc. Electronic device package and method for forming the same
US5776798A (en) 1996-09-04 1998-07-07 Motorola, Inc. Semiconductor package and method thereof
US6034429A (en) 1997-04-18 2000-03-07 Amkor Technology, Inc. Integrated circuit package

Also Published As

Publication number Publication date
WO1999050904A1 (en) 1999-10-07
EP0985230A1 (en) 2000-03-15
JP2000516773A (en) 2000-12-12
US6117705A (en) 2000-09-12
US6268654B1 (en) 2001-07-31
KR20010012828A (en) 2001-02-26

Similar Documents

Publication Publication Date Title
US6117705A (en) Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate
US5950074A (en) Method of making an integrated circuit package
US6900531B2 (en) Image sensor device
US6143588A (en) Method of making an integrated circuit package employing a transparent encapsulant
US6660562B2 (en) Method and apparatus for a lead-frame air-cavity package
US20080191227A1 (en) Surface-Mount Type Optical Semiconductor Device and Method For Manufacturing Same
US6815808B2 (en) Hollow airtight semiconductor device package
US7163846B2 (en) Method for manufacturing circuit devices
WO2002069374A2 (en) Tape ball grid array semiconductor package structure and assembly process
JP5715747B2 (en) Circuit device and manufacturing method thereof
JP2004528729A (en) A resin package having a plurality of semiconductor chips and a wiring board, and a method of manufacturing the resin package using an injection mold
US6197616B1 (en) Method of fabricating semiconductor device
EP1028459A2 (en) Method of fabricating semiconductor device
JPH02241040A (en) Manufacture of semiconductor device
JPH1164369A (en) Semiconductor sensor
JP4453009B2 (en) Semiconductor device and manufacturing method thereof
KR100387395B1 (en) Plastic package having air-cavity and method of manufacturing the same
JP2001196331A (en) Method of manufacturing chip-size package
JPH02129937A (en) Pin grid array semiconductor device
JPH08186187A (en) Package for electronic device
JPH0424955A (en) Thick film hybrid integrated circuit board and manufacture thereof

Legal Events

Date Code Title Description
EEER Examination request
FZDE Discontinued