CA2177781C - Digital pb exchanger with multi-processor control system using asynchronous transfer mode - Google Patents
Digital pb exchanger with multi-processor control system using asynchronous transfer mode Download PDFInfo
- Publication number
- CA2177781C CA2177781C CA002177781A CA2177781A CA2177781C CA 2177781 C CA2177781 C CA 2177781C CA 002177781 A CA002177781 A CA 002177781A CA 2177781 A CA2177781 A CA 2177781A CA 2177781 C CA2177781 C CA 2177781C
- Authority
- CA
- Canada
- Prior art keywords
- digital
- exchanger
- atm
- data
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5638—Services, e.g. multimedia, GOS, QOS
- H04L2012/5671—Support of voice
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/54—Store-and-forward switching systems
- H04L12/56—Packet switching systems
- H04L12/5601—Transfer mode dependent, e.g. ATM
- H04L2012/5672—Multiplexing, e.g. coding, scrambling
Abstract
The present invention provides a Digital PB
exchanger with a Multi-processor control system by using an ATM for a plurality of Digital PB exchangers with a single processor control system to multiplex PCM
voice data and communication data between processors.
The Digital PB exchanger consists of a Processor unit, a Time division switch, a subscriber circuit, a trunk circuit, a telephone terminal and the like. A PCM
voice signal and data from the Time division switch 21 are connected to the ATM switch 5 via the ATM interface circuit 31 so that communication of the audio signal can be made possible. Furthermore, when data is transmitted from one processor to another processor, the data from the processor is multiplexed with the audio signal by the ATM interface circuit and is transmitted to other ATM interface circuits.
exchanger with a Multi-processor control system by using an ATM for a plurality of Digital PB exchangers with a single processor control system to multiplex PCM
voice data and communication data between processors.
The Digital PB exchanger consists of a Processor unit, a Time division switch, a subscriber circuit, a trunk circuit, a telephone terminal and the like. A PCM
voice signal and data from the Time division switch 21 are connected to the ATM switch 5 via the ATM interface circuit 31 so that communication of the audio signal can be made possible. Furthermore, when data is transmitted from one processor to another processor, the data from the processor is multiplexed with the audio signal by the ATM interface circuit and is transmitted to other ATM interface circuits.
Description
~i~~~~~
DIGITAL PB EXCHANGER WITH MULTI-PROCESSOR CONTROL
SYSTEM USING ASYNCHRONOUS TRANSFER MODE
BACKGROUND OF THE INVENTION
1. Field of the Invention S The present invention relates to a digital PB
exchanger with a Multi-processor control system, and more particularly to a Digital PB exchanger using an Asynchronous transfer mode (hereinafter, referred to as an ATM) for data transferring between processors.
1~ 2. Description of the Related Art Fig. 1 is a general block diagram showing a connection between processors in a conventional Digital PB exchanger with the Multi-processor control system.
A conventional Digital PB exchanger with a Multi-15 processor control system consists of a plurality of Processor units 71 to 76 for load sharing and function sharing. The Digital PB exchanger comprises bus 7, used exclusively for data Communication between proces-sors, as means for performing data transmitting between processors and Bus interface circuits 81 to 86 between processors which provide an interface between the bus used exclusively for data Communication between processors and Processor units 71 to 76. In addition, buses which are used exclusively for connections 25 between Time division switches 91 to 94 and Space ,21~~7$1 _ 2 _ division switch 6 are arranged. Thus, the Digital PB
exchanger with a Multi-processor control system is realized by these components.
Fig. 2 is a block diagram showing a conventional Connection system between processors, which is disclosed in Japanese Patent Application Laid Open Tokkaihei 2-277340. The conventional Connection system between'processors shown in Fig. 2 is constituted by connecting a plurality of Processors 100 to lOn to ATM
switch 200. Each of Processors 100 to lOn includes an ATM interface circuit, and is connected to ATM switch 200 via the ATM switch interface circuit. Thus, the Connection system between processors shown in Fig. 2 realizes data communication between processors.
The first problem involved in the prior art is that the conventional Digital PB exchanger with the Multi-processor control system requires the bus for data communication and the buses for Time division switches 91 to 94, separately. The connections between the processors and ATM switch 220 are disclosed in the Japanese Patent Application Laid Open Tokkaihei 2-277340. The bus for data communications between processors has been merely disclosed in the prior art.
However, the bus such as for the Time division switch, which is different from the bus for data communications between processors, has not been disclosed yet.
2i77'~8I
The reason for this is that the signal form and the transmitting speed are different between the bus for the data communication between processors and the bus for the connections for the Time division switches so that the Digital PB exchanger with the Multi-processor control system can not be realized by simply multiplexing.
The second problem involved in the prior art is as follows. The distance between the bus used for data communication between processors and the bus used for the connections for the Time division switches can not be set to be longer so that the buses must be installed in a single system and it is impossible to use them extending over more than two systems. The reason of I5 the presence of the second problem is that the communication speed of both of the aforementioned buses is high and communication trouble such as bit error might be caused unfortunately in case of long distance between the buses.
SUMMARY OF THE INVENTION
The object of the present invention is to constitute a Digital PB exchanger with a Multi-processor control system by transmitting, using an Asynchronous transfer mode, PCM voice and data to a Digital PB exchanger composed of more than two single ~
2i7~~~i processor systems, and by multiplexing Communication data between processors.
Another object of the present invention is to solve the above described problems of the prior art, and to make it possible to perform system establishment for all of the slave Digital PB exchangers from a master Digital PB exchanger.
To achieve the above objects, in a Digital PB
exchanger with a Multi-processor control system of the present invention using an Asynchronous transfer mode, a first Digital PB exchanger comprises an ATM interface circuit which performs ATM coding for a PCM voice signal and a data signal from a Time division switch and a control signal from a Processor unit to transmit them to an ATM switch, and an ATM interface circuit which decodes a cell of ATM coded data from the ATM
switch into the PCM voice signal, the data signal, and the control signal, and transmits the decoded PCM voice signal and data signal to the Time division switch and the control signal to the Processor unit, and a second Digital PB exchanger comprises, similarly to the first Digital PB exchanger, an ATM interface circuit, wherein the first and second Digital PB exchangers are connected with the,ATM switch incorporated in the first Digital PB exchanger.
As a preferred embodiment of the present ~ ~1'~~'~81 invention, the first Digital PB exchanger serving as a master Digital PB exchanger comprises a Main memory for storing data, input by a maintenance operator of the Digital PB exchanger, to perform system establishment, an External memory such as a magnetic memory device, an External memory interface circuit serving as an interface between the External memory and a CPU, and an ATM interface circuit which performs an ATM coding for the data from the CPU to transmit it to an ATM switch and decodes a cell from the ATM switch into data for the CPU and transmits the decoded data to the CPU, and a second Digital PB exchanger similar in constitution to that of the first Digital PB exchanger except for the ATM switch, wherein data, stored in the first Digital PB exchanger, to perform the system establishment is transmitted to the second Digital PB
exchanger so that the system establishment can be performed.
Voice from a telephone terminal is subjected to a PCM coding by a subscriber circuit, and is input to the ATM interface circuit via a Time division switch. The PCM voice signal is changed to an ATM coded signal and is output to the ATM switch. A control signal from a processor is also changed to an ATM coded signal by the ATM interface circuit and is output to the ATM switch.
The cell from the ATM switch is decoded into the PCM
voice signal and the control signal. The PCM voice signal and the data signal are transmitted to the Time division switch and the control signal is transmitted to the processor. Further, the master Digital PB exchanger transmits the system establishment data stored therein via the processor in the foregoing manner whereby the system establishment for the plurality of Digital PB exchangers can be done by the single master Digital PB exchanger.
In accordance with the present invention, there is provided a digital PB (private branch) exchanger system with multiple processor control systems, comprising a plurality of digital PB exchangers, each having an associated processor system including a processor unit for controlling the digital PB exchanger system, a time division switch for exchanging voice and data, subscriber circuits for serving as interface between telephone terminals and the time division switch, trunk circuits, and a telephone terminal; wherein a first digital PB
exchanger and a second digital PB exchanger each comprises an ATM interface circuit which performs ATM coding for a PCM voice signal from the time division switch, a data signal from the time division switch signal, and a control signal from the processor unit, to transmit the PCM voice, data and control signals to an ATM switch, and which decodes a cell of ATM-coded data from the ATM switch into a PCM voice signal, a data signal, and a control signal, and transmits the decoded PCM
voice signal and data signal to the time division switch and the decoded control signal to the processor unit; wherein the first and second digital PB exchangers are connected with the ATM switch, said ATM switch being incorporated in the first digital PB exchanger.
- 6a -BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a block diagram showing a connection system of a conventional digital PB exchanger with a Multi-processor control system;
Fig. 2 is a block diagram of a Connection system between processor using a conventional an Asynchronous transfer mode;
Fig. 3 is a block diagram for explaining an embodiment of a Digital PB exchanger with a Multi-processor control system using an Asynchronous transfer mode of the present invention; and Fig. 4 is a block diagram of an ATM interface unit and a Processor unit.
DESCRIPTION OF THE PREFERRED EMBODIMENT
An embodiment of the present invention will now be ~1~~~8I
_,_ described with reference to the accompanying drawings.
Fig. 3 is a block diagram showing a constitution of a Digital PB exchanger with a Multi-processor control system using an Asynchronous transfer mode.
Digital PB exchanger 1 consists of processor unit 11, Time division switch 21, subscriber circuit 41, trunk circuit 61, and telephone terminal 51, and the like. -bther Digital PB exchangers 2 to 4 have the same constitution as exchanger 1. Digital PB exchanger 1 alone serving as a master is provided with ATM switch 5. In general, a Digital PB exchanger connected to a small number of lines uses a single processor system in which a single processor controls the whole of the Digital PB exchanger. On the other hand, a Digital PB
exchanger connected to a large number of lines uses a multi-processor system in which a plurality of processors controls the Digital PB exchanger.
Here, a transmitting/receiving method of control .
data and PCM voice signals between Digital PB exchanger (master) 1 and Digital PB exchanger (slave) 2 will be described as an embodiment of the present invention.
PCM voice signals and data signals from Time division switch 21, incorporated in Digital PB
exchanger 1 using a single processor system where a single processor operates, are coupled to ATM switch 5 via ATM interface circuit 31, for connecting circuit 31 21'~7'~g1 . _8_ to ATM switch 5. Digital PB exchanger 1 is hereinafter referred to as the first Digital PB exchanger.
Further, PCM voice signals and data signals from Time division switch 22, incorporated in the other Digital PB exchanger 2, are coupled to ATM switch 5 via ATM interface circuit 32. Digital PB exchanger 2 is hereinafter referred to as the second Digital PB
exchanger.
ATM interface circuits 31 and 32 perform ATM
7.0 coding and an ATM decoding to enable Digital PB
exchangers 1 and 2 to communicate the PCM voice signals and the data signals therebetween. Further, ATM
interface circuit 31 is connected to Processor unit 11.
ATM interface circuit 32 is connected to processor unit 12. When data transmitting from Processor unit 11 in first Digital PB exchanger 1 to Processor unit 12 in second Digital PB exchanger 2 is carried out, data from Processor unit 11 is previously subjected to an ATM
coding by ATM interface circuit 31 in the same way as 2~ audio signals and data signals, and then transmitted to ATM switch 5. In ATM switch 5, the ATM coded data from first Digital PB exchanger 1 are subjected to exchange-processing according to an address indicated in a header thereof, and then transmitted to ATM switch interface circuit 32 of second Digital PB exchanger 2.
The coded ATM signals transmitted to interface circuit 21~~~8~
_ g _ 32 from Processor unit 11 of first Digital PB exchanger 1 are subjected to ATM decoding by interface circuit 32 and sent to Processor unit 12. Also, data communications between Processor units 11 and 12 are performed in the reverse direction in the same manner.
This enables the Digital PB exchanger to perform mutual data communication between the Processor units. As described above, PCM voice, data, and data between Processor units are subjected to ATM multiplexing and transmitted by an ATM switch, whereby the Digital PB
exchanger with the multiprocessor system is constitut-ed.
Fig. 4 is a diagram showing connections between Processor units 11, ATM interface circuit 31, ATM
switch 5, and Time division switch 21. With reference to Fig. 4, a way to establish the system of master Digital PB exchanger for the slave Digital PB exchanger is described.
Processor unit 11 of master Digital PB exchanger 1 consists of CPU 111, Main memory 112, External memory interface circuit 113, and External memory 114.
Maintenance console 116 is connected to Maintenance console interface 115. CPU 111 is connected to ATM-Transmitter interface circuit 311 and ATM-Receiver interface circuit 312 of Processor unit 11. Also, Time division switch 21 and ATM switch 5 are connected to ~T~7~~~
- la ATM interface circuit 31.
With such constitution, data for establishment of the system is input from Maintenance console 116 by an operator or the like. The input data is stored in Main memory 112 via Maintenance console interface 115 by instructions of CPU 111. The data stored in Main memory 112 is also stored in External memory 114, such as a magnetic memory via External memory interface circuit 113 by instructions from maintenance console 116 or by periodical processing of CPU 111. Data for system establishment stored in Main memory 112 is transmitted to ATM-transmitter interface circuit 311 by processing of CPU 111. The data transmitted to ATM-transmitter interface circuit 311 is subjected to ATM-coding by ATM-transmitter interface circuit 311, and transferred to the slave Digital PB exchanger via ATM
switch 5. In the slave Digital PB exchanger which received the ATM-coded data, the ATM-coded data from ATM switch 5 is stored in the Main memory of the slave 24 Digital PB exchanger in procedures reverse to those of the transmitter side. Thus, it follows that it is possible to establish the system establishment data for the slave Digital PB exchanger from the master Digital PB exchanger.
The Digital PB exchanger of the present invention is constituted as described above so that the following ~1~'~'~81 advantages can be expected.
The first advantage of the present invention is as follows. When a Digital PB exchanger having a large number of lines is constituted, the Digital PB
exchanger adopts a Multi-processor system. Hence, the Digital PB exchanger requires an interface circuit to perform data communication between the processors, a bus for data communication between the processors, and a control circuit to control them. Therefore, the constitution of the system is quite different from that of the Digital PB exchanger with the single processor system. The Digital PB exchanger with the Multi-processor control system can be constitute3 by adding an ATM interface circuit to the Digital PB exchanger with the Single-processor system. Therefore, simplification of the circuit and device constitutions can be realized. The reason for this is as follows.
In the conventional Digital PB exchanger with the Multi-processor system a bus used exclusively for the Communication between the processors is arranged, this is subjected to ATM coding processing, and is multiplexed with audio data whereby a specific bus between processors peculiar to the Multi-processor control system and an interface circuit are not required.
The second advantage of the present invention is a ~i~~~s~
.' - is -as follows. A plurality of Digital PB exchanger can be connected. By installing an ATM in an optical fiber it is possible to make the distance between the Digital PB
exchangers longer. The reason is that optical fiber produces extremely little signal loss and the ATM
signal system has a high affinity with the optical fiber.
The third advantage of the present invention is that the system establishment data which is input from the Maintenance console connected to the Digital PB
exchanger serving as a master is transferred to the Digital PB exchanger serving as a slave, whereby all of system establishment is possible. This is because transfer of the system establishment data stored in the Main memory of the master Digital PB exchanger to the Main memory of the slave Digital PB exchanger becomes possible.
DIGITAL PB EXCHANGER WITH MULTI-PROCESSOR CONTROL
SYSTEM USING ASYNCHRONOUS TRANSFER MODE
BACKGROUND OF THE INVENTION
1. Field of the Invention S The present invention relates to a digital PB
exchanger with a Multi-processor control system, and more particularly to a Digital PB exchanger using an Asynchronous transfer mode (hereinafter, referred to as an ATM) for data transferring between processors.
1~ 2. Description of the Related Art Fig. 1 is a general block diagram showing a connection between processors in a conventional Digital PB exchanger with the Multi-processor control system.
A conventional Digital PB exchanger with a Multi-15 processor control system consists of a plurality of Processor units 71 to 76 for load sharing and function sharing. The Digital PB exchanger comprises bus 7, used exclusively for data Communication between proces-sors, as means for performing data transmitting between processors and Bus interface circuits 81 to 86 between processors which provide an interface between the bus used exclusively for data Communication between processors and Processor units 71 to 76. In addition, buses which are used exclusively for connections 25 between Time division switches 91 to 94 and Space ,21~~7$1 _ 2 _ division switch 6 are arranged. Thus, the Digital PB
exchanger with a Multi-processor control system is realized by these components.
Fig. 2 is a block diagram showing a conventional Connection system between processors, which is disclosed in Japanese Patent Application Laid Open Tokkaihei 2-277340. The conventional Connection system between'processors shown in Fig. 2 is constituted by connecting a plurality of Processors 100 to lOn to ATM
switch 200. Each of Processors 100 to lOn includes an ATM interface circuit, and is connected to ATM switch 200 via the ATM switch interface circuit. Thus, the Connection system between processors shown in Fig. 2 realizes data communication between processors.
The first problem involved in the prior art is that the conventional Digital PB exchanger with the Multi-processor control system requires the bus for data communication and the buses for Time division switches 91 to 94, separately. The connections between the processors and ATM switch 220 are disclosed in the Japanese Patent Application Laid Open Tokkaihei 2-277340. The bus for data communications between processors has been merely disclosed in the prior art.
However, the bus such as for the Time division switch, which is different from the bus for data communications between processors, has not been disclosed yet.
2i77'~8I
The reason for this is that the signal form and the transmitting speed are different between the bus for the data communication between processors and the bus for the connections for the Time division switches so that the Digital PB exchanger with the Multi-processor control system can not be realized by simply multiplexing.
The second problem involved in the prior art is as follows. The distance between the bus used for data communication between processors and the bus used for the connections for the Time division switches can not be set to be longer so that the buses must be installed in a single system and it is impossible to use them extending over more than two systems. The reason of I5 the presence of the second problem is that the communication speed of both of the aforementioned buses is high and communication trouble such as bit error might be caused unfortunately in case of long distance between the buses.
SUMMARY OF THE INVENTION
The object of the present invention is to constitute a Digital PB exchanger with a Multi-processor control system by transmitting, using an Asynchronous transfer mode, PCM voice and data to a Digital PB exchanger composed of more than two single ~
2i7~~~i processor systems, and by multiplexing Communication data between processors.
Another object of the present invention is to solve the above described problems of the prior art, and to make it possible to perform system establishment for all of the slave Digital PB exchangers from a master Digital PB exchanger.
To achieve the above objects, in a Digital PB
exchanger with a Multi-processor control system of the present invention using an Asynchronous transfer mode, a first Digital PB exchanger comprises an ATM interface circuit which performs ATM coding for a PCM voice signal and a data signal from a Time division switch and a control signal from a Processor unit to transmit them to an ATM switch, and an ATM interface circuit which decodes a cell of ATM coded data from the ATM
switch into the PCM voice signal, the data signal, and the control signal, and transmits the decoded PCM voice signal and data signal to the Time division switch and the control signal to the Processor unit, and a second Digital PB exchanger comprises, similarly to the first Digital PB exchanger, an ATM interface circuit, wherein the first and second Digital PB exchangers are connected with the,ATM switch incorporated in the first Digital PB exchanger.
As a preferred embodiment of the present ~ ~1'~~'~81 invention, the first Digital PB exchanger serving as a master Digital PB exchanger comprises a Main memory for storing data, input by a maintenance operator of the Digital PB exchanger, to perform system establishment, an External memory such as a magnetic memory device, an External memory interface circuit serving as an interface between the External memory and a CPU, and an ATM interface circuit which performs an ATM coding for the data from the CPU to transmit it to an ATM switch and decodes a cell from the ATM switch into data for the CPU and transmits the decoded data to the CPU, and a second Digital PB exchanger similar in constitution to that of the first Digital PB exchanger except for the ATM switch, wherein data, stored in the first Digital PB exchanger, to perform the system establishment is transmitted to the second Digital PB
exchanger so that the system establishment can be performed.
Voice from a telephone terminal is subjected to a PCM coding by a subscriber circuit, and is input to the ATM interface circuit via a Time division switch. The PCM voice signal is changed to an ATM coded signal and is output to the ATM switch. A control signal from a processor is also changed to an ATM coded signal by the ATM interface circuit and is output to the ATM switch.
The cell from the ATM switch is decoded into the PCM
voice signal and the control signal. The PCM voice signal and the data signal are transmitted to the Time division switch and the control signal is transmitted to the processor. Further, the master Digital PB exchanger transmits the system establishment data stored therein via the processor in the foregoing manner whereby the system establishment for the plurality of Digital PB exchangers can be done by the single master Digital PB exchanger.
In accordance with the present invention, there is provided a digital PB (private branch) exchanger system with multiple processor control systems, comprising a plurality of digital PB exchangers, each having an associated processor system including a processor unit for controlling the digital PB exchanger system, a time division switch for exchanging voice and data, subscriber circuits for serving as interface between telephone terminals and the time division switch, trunk circuits, and a telephone terminal; wherein a first digital PB
exchanger and a second digital PB exchanger each comprises an ATM interface circuit which performs ATM coding for a PCM voice signal from the time division switch, a data signal from the time division switch signal, and a control signal from the processor unit, to transmit the PCM voice, data and control signals to an ATM switch, and which decodes a cell of ATM-coded data from the ATM switch into a PCM voice signal, a data signal, and a control signal, and transmits the decoded PCM
voice signal and data signal to the time division switch and the decoded control signal to the processor unit; wherein the first and second digital PB exchangers are connected with the ATM switch, said ATM switch being incorporated in the first digital PB exchanger.
- 6a -BRIEF DESCRIPTION OF THE DRAWINGS
Fig. 1 is a block diagram showing a connection system of a conventional digital PB exchanger with a Multi-processor control system;
Fig. 2 is a block diagram of a Connection system between processor using a conventional an Asynchronous transfer mode;
Fig. 3 is a block diagram for explaining an embodiment of a Digital PB exchanger with a Multi-processor control system using an Asynchronous transfer mode of the present invention; and Fig. 4 is a block diagram of an ATM interface unit and a Processor unit.
DESCRIPTION OF THE PREFERRED EMBODIMENT
An embodiment of the present invention will now be ~1~~~8I
_,_ described with reference to the accompanying drawings.
Fig. 3 is a block diagram showing a constitution of a Digital PB exchanger with a Multi-processor control system using an Asynchronous transfer mode.
Digital PB exchanger 1 consists of processor unit 11, Time division switch 21, subscriber circuit 41, trunk circuit 61, and telephone terminal 51, and the like. -bther Digital PB exchangers 2 to 4 have the same constitution as exchanger 1. Digital PB exchanger 1 alone serving as a master is provided with ATM switch 5. In general, a Digital PB exchanger connected to a small number of lines uses a single processor system in which a single processor controls the whole of the Digital PB exchanger. On the other hand, a Digital PB
exchanger connected to a large number of lines uses a multi-processor system in which a plurality of processors controls the Digital PB exchanger.
Here, a transmitting/receiving method of control .
data and PCM voice signals between Digital PB exchanger (master) 1 and Digital PB exchanger (slave) 2 will be described as an embodiment of the present invention.
PCM voice signals and data signals from Time division switch 21, incorporated in Digital PB
exchanger 1 using a single processor system where a single processor operates, are coupled to ATM switch 5 via ATM interface circuit 31, for connecting circuit 31 21'~7'~g1 . _8_ to ATM switch 5. Digital PB exchanger 1 is hereinafter referred to as the first Digital PB exchanger.
Further, PCM voice signals and data signals from Time division switch 22, incorporated in the other Digital PB exchanger 2, are coupled to ATM switch 5 via ATM interface circuit 32. Digital PB exchanger 2 is hereinafter referred to as the second Digital PB
exchanger.
ATM interface circuits 31 and 32 perform ATM
7.0 coding and an ATM decoding to enable Digital PB
exchangers 1 and 2 to communicate the PCM voice signals and the data signals therebetween. Further, ATM
interface circuit 31 is connected to Processor unit 11.
ATM interface circuit 32 is connected to processor unit 12. When data transmitting from Processor unit 11 in first Digital PB exchanger 1 to Processor unit 12 in second Digital PB exchanger 2 is carried out, data from Processor unit 11 is previously subjected to an ATM
coding by ATM interface circuit 31 in the same way as 2~ audio signals and data signals, and then transmitted to ATM switch 5. In ATM switch 5, the ATM coded data from first Digital PB exchanger 1 are subjected to exchange-processing according to an address indicated in a header thereof, and then transmitted to ATM switch interface circuit 32 of second Digital PB exchanger 2.
The coded ATM signals transmitted to interface circuit 21~~~8~
_ g _ 32 from Processor unit 11 of first Digital PB exchanger 1 are subjected to ATM decoding by interface circuit 32 and sent to Processor unit 12. Also, data communications between Processor units 11 and 12 are performed in the reverse direction in the same manner.
This enables the Digital PB exchanger to perform mutual data communication between the Processor units. As described above, PCM voice, data, and data between Processor units are subjected to ATM multiplexing and transmitted by an ATM switch, whereby the Digital PB
exchanger with the multiprocessor system is constitut-ed.
Fig. 4 is a diagram showing connections between Processor units 11, ATM interface circuit 31, ATM
switch 5, and Time division switch 21. With reference to Fig. 4, a way to establish the system of master Digital PB exchanger for the slave Digital PB exchanger is described.
Processor unit 11 of master Digital PB exchanger 1 consists of CPU 111, Main memory 112, External memory interface circuit 113, and External memory 114.
Maintenance console 116 is connected to Maintenance console interface 115. CPU 111 is connected to ATM-Transmitter interface circuit 311 and ATM-Receiver interface circuit 312 of Processor unit 11. Also, Time division switch 21 and ATM switch 5 are connected to ~T~7~~~
- la ATM interface circuit 31.
With such constitution, data for establishment of the system is input from Maintenance console 116 by an operator or the like. The input data is stored in Main memory 112 via Maintenance console interface 115 by instructions of CPU 111. The data stored in Main memory 112 is also stored in External memory 114, such as a magnetic memory via External memory interface circuit 113 by instructions from maintenance console 116 or by periodical processing of CPU 111. Data for system establishment stored in Main memory 112 is transmitted to ATM-transmitter interface circuit 311 by processing of CPU 111. The data transmitted to ATM-transmitter interface circuit 311 is subjected to ATM-coding by ATM-transmitter interface circuit 311, and transferred to the slave Digital PB exchanger via ATM
switch 5. In the slave Digital PB exchanger which received the ATM-coded data, the ATM-coded data from ATM switch 5 is stored in the Main memory of the slave 24 Digital PB exchanger in procedures reverse to those of the transmitter side. Thus, it follows that it is possible to establish the system establishment data for the slave Digital PB exchanger from the master Digital PB exchanger.
The Digital PB exchanger of the present invention is constituted as described above so that the following ~1~'~'~81 advantages can be expected.
The first advantage of the present invention is as follows. When a Digital PB exchanger having a large number of lines is constituted, the Digital PB
exchanger adopts a Multi-processor system. Hence, the Digital PB exchanger requires an interface circuit to perform data communication between the processors, a bus for data communication between the processors, and a control circuit to control them. Therefore, the constitution of the system is quite different from that of the Digital PB exchanger with the single processor system. The Digital PB exchanger with the Multi-processor control system can be constitute3 by adding an ATM interface circuit to the Digital PB exchanger with the Single-processor system. Therefore, simplification of the circuit and device constitutions can be realized. The reason for this is as follows.
In the conventional Digital PB exchanger with the Multi-processor system a bus used exclusively for the Communication between the processors is arranged, this is subjected to ATM coding processing, and is multiplexed with audio data whereby a specific bus between processors peculiar to the Multi-processor control system and an interface circuit are not required.
The second advantage of the present invention is a ~i~~~s~
.' - is -as follows. A plurality of Digital PB exchanger can be connected. By installing an ATM in an optical fiber it is possible to make the distance between the Digital PB
exchangers longer. The reason is that optical fiber produces extremely little signal loss and the ATM
signal system has a high affinity with the optical fiber.
The third advantage of the present invention is that the system establishment data which is input from the Maintenance console connected to the Digital PB
exchanger serving as a master is transferred to the Digital PB exchanger serving as a slave, whereby all of system establishment is possible. This is because transfer of the system establishment data stored in the Main memory of the master Digital PB exchanger to the Main memory of the slave Digital PB exchanger becomes possible.
Claims (2)
1. A digital PB (private branch) exchanger system with multiple processor control systems, comprising a plurality of digital PB exchangers, each having an associated processor system including a processor unit for controlling the digital PB exchanger system, a time division switch for exchanging voice and data, subscriber circuits for serving as interface between telephone terminals and the time division switch, trunk circuits, and a telephone terminal;
wherein a first digital PB exchanger and a second digital PB exchanger each comprises and ATM interface circuit which performs ATM coding for a PCM voice signal from the time division switch, a data signal from the time division switch, and a control signal from the processor unit, to transmit the PCM voice, data and control signals to an ATM switch, and which decodes a cell of ATM-coded data from the ATM switch into a PCM
voice signal, a data signal, and a control signal, and transmits the decoded PCM voice signal and data signal to the time division switch and the decoded control signal to the processor unit;
wherein the first and second digital PB exchangers are connected with the ATM switch, said ATM switch being incorporated in the first digital PB exchanger.
wherein a first digital PB exchanger and a second digital PB exchanger each comprises and ATM interface circuit which performs ATM coding for a PCM voice signal from the time division switch, a data signal from the time division switch, and a control signal from the processor unit, to transmit the PCM voice, data and control signals to an ATM switch, and which decodes a cell of ATM-coded data from the ATM switch into a PCM
voice signal, a data signal, and a control signal, and transmits the decoded PCM voice signal and data signal to the time division switch and the decoded control signal to the processor unit;
wherein the first and second digital PB exchangers are connected with the ATM switch, said ATM switch being incorporated in the first digital PB exchanger.
2. A digital PB (private branch) exchanger system with a multi-processor control system using an asynchronous transfer mode according to claim 1, wherein the first digital PB
exchanger serves as a master digital PB exchanger and the second digital PB exchanger serves as a slave, each of the digital PB exchangers comprises main memory for storing data input by a maintenance operator of the digital PB exchanger to perform system establishment, an external memory, an external memory interface circuit serving as an interface between the external memory and a CPU, and the ATM interface circuit which performs ATM coding for the data from the CPU to transmit the coded data to the ATM switch and which decodes a cell from the ATM switch into data for the CPU to transmit the decoded data to the CPU, wherein data for system establishment stored in the first digital PB exchanger is transmitted by the ATM switch to the second digital PB exchanger to perform system establishment of the second digital PB exchanger serving as a slave from the first digital PB exchanger serving as a master.
exchanger serves as a master digital PB exchanger and the second digital PB exchanger serves as a slave, each of the digital PB exchangers comprises main memory for storing data input by a maintenance operator of the digital PB exchanger to perform system establishment, an external memory, an external memory interface circuit serving as an interface between the external memory and a CPU, and the ATM interface circuit which performs ATM coding for the data from the CPU to transmit the coded data to the ATM switch and which decodes a cell from the ATM switch into data for the CPU to transmit the decoded data to the CPU, wherein data for system establishment stored in the first digital PB exchanger is transmitted by the ATM switch to the second digital PB exchanger to perform system establishment of the second digital PB exchanger serving as a slave from the first digital PB exchanger serving as a master.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7133654A JPH08331616A (en) | 1995-05-31 | 1995-05-31 | Digital private branch exchange for multiprocessor control system using asynchronous transfer mode |
| JP133654/95 | 1995-05-31 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2177781A1 CA2177781A1 (en) | 1996-12-01 |
| CA2177781C true CA2177781C (en) | 2001-11-20 |
Family
ID=15109836
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002177781A Expired - Fee Related CA2177781C (en) | 1995-05-31 | 1996-05-30 | Digital pb exchanger with multi-processor control system using asynchronous transfer mode |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6009095A (en) |
| JP (1) | JPH08331616A (en) |
| AU (1) | AU703503B2 (en) |
| CA (1) | CA2177781C (en) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6201806B1 (en) * | 1997-12-17 | 2001-03-13 | Nortel Networks Ltd | Communication system and method of operation for interfacing a private branch exchange with an asynchronous transmission mode voice and data network to provide seamless communication routing |
| JPH11331191A (en) | 1998-05-18 | 1999-11-30 | Nec Corp | Subscriber access device |
| WO2000011880A2 (en) * | 1998-08-18 | 2000-03-02 | Alcatel Usa Sourcing, L.P. | Common access platform |
| US6885661B1 (en) * | 1998-12-30 | 2005-04-26 | Nortel Networks Limited | Private branch exchange built using an ATM Network |
| US6804229B2 (en) | 1998-12-30 | 2004-10-12 | Nortel Networks Limited | Multiple node network architecture |
| US6788703B2 (en) | 1998-12-30 | 2004-09-07 | Nortel Networks Limited | DS0 on ATM, mapping and handling |
| US6778538B2 (en) | 1998-12-30 | 2004-08-17 | Nortel Networks Limited | Virtual junctors |
| KR100617721B1 (en) * | 1999-06-11 | 2006-08-28 | 삼성전자주식회사 | Apparatus for interfacing asynchronous trans mode network in private branch exchange |
| KR100429263B1 (en) * | 2001-10-31 | 2004-04-29 | 엘지전자 주식회사 | Method and apparatus for preventing of mobile terminal |
| CN1324841C (en) * | 2003-09-23 | 2007-07-04 | 中兴通讯股份有限公司 | Digital signal processing method and device |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5858874B2 (en) * | 1978-09-08 | 1983-12-27 | 日本電信電話株式会社 | button telephone main device |
| JPS56122588A (en) * | 1980-03-04 | 1981-09-26 | Iwatsu Electric Co Ltd | Control system for connection between telephone set |
| JP2594918B2 (en) * | 1986-09-16 | 1997-03-26 | 株式会社日立製作所 | Distributed switching system |
| JPH0779394B2 (en) * | 1986-09-26 | 1995-08-23 | 株式会社東芝 | Telephone charge management device for private branch telephone exchange |
| JPS63198499A (en) * | 1987-02-13 | 1988-08-17 | Hitachi Ltd | Tenant exchanging system |
| JPS63274252A (en) * | 1987-05-01 | 1988-11-11 | Nec Corp | Method for revising program for plural stations |
| DE3853416T2 (en) * | 1987-12-28 | 1995-08-03 | Nec Corp | ISDN system with a subscriber line multiplexer for establishing various D-channel data connections. |
| JPH02277340A (en) * | 1989-04-18 | 1990-11-13 | Nec Corp | Inter-processor connection system |
| JPH03229598A (en) * | 1990-02-05 | 1991-10-11 | Mirai Biru Kenkyu Kaihatsu Kk | Intra-building exchange system |
| US5151896A (en) * | 1990-09-21 | 1992-09-29 | Bowman Donald J | Modular digital telephone system with fully distributed local switching and control |
| JPH05211517A (en) * | 1992-01-30 | 1993-08-20 | Nec Corp | Method for controlling bus with asynchronous transfer mode cell and device therefor |
| JP2904992B2 (en) * | 1992-02-20 | 1999-06-14 | 日本電信電話株式会社 | ATM control information transfer method |
| US5313459A (en) * | 1992-10-08 | 1994-05-17 | Newton Communications, Inc. | Private branch exchange system and methods for operating same |
| JP2810297B2 (en) * | 1993-09-16 | 1998-10-15 | 株式会社日立製作所 | Exchange system |
| JP3178949B2 (en) * | 1993-09-30 | 2001-06-25 | 富士通株式会社 | ATM switch method |
| JP3386215B2 (en) * | 1994-02-10 | 2003-03-17 | 富士通株式会社 | AIS transmission system in ATM communication system, ATM device on transmission side, and ATM communication system |
| US5570355A (en) * | 1994-11-17 | 1996-10-29 | Lucent Technologies Inc. | Method and apparatus enabling synchronous transfer mode and packet mode access for multiple services on a broadband communication network |
| US5513174A (en) * | 1994-12-07 | 1996-04-30 | At&T Corp. | Telecommunication system with detection and control of packet collisions |
| US5623491A (en) * | 1995-03-21 | 1997-04-22 | Dsc Communications Corporation | Device for adapting narrowband voice traffic of a local access network to allow transmission over a broadband asynchronous transfer mode network |
-
1995
- 1995-05-31 JP JP7133654A patent/JPH08331616A/en active Pending
-
1996
- 1996-05-27 AU AU54547/96A patent/AU703503B2/en not_active Ceased
- 1996-05-30 CA CA002177781A patent/CA2177781C/en not_active Expired - Fee Related
- 1996-05-31 US US08/657,769 patent/US6009095A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US6009095A (en) | 1999-12-28 |
| JPH08331616A (en) | 1996-12-13 |
| AU703503B2 (en) | 1999-03-25 |
| CA2177781A1 (en) | 1996-12-01 |
| AU5454796A (en) | 1996-12-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0346638Y2 (en) | ||
| US5787070A (en) | One for N redundancy in a communication system | |
| US4805166A (en) | Switch path reservation arrangement | |
| CA2177781C (en) | Digital pb exchanger with multi-processor control system using asynchronous transfer mode | |
| US4890279A (en) | Multiplexer and computer network using the same | |
| CA1314612C (en) | Packet switching system | |
| US5319488A (en) | Terminal equipment and optical communication system using the same | |
| US4510596A (en) | Time slot assignment facilities | |
| US4530089A (en) | Telecommunications digital switchblock utilizing control switch state maps | |
| US5434851A (en) | Digital telecommunications switching system | |
| US6144660A (en) | Cross connection element and data transmission network | |
| US5029160A (en) | Line concentration system | |
| CA2325539A1 (en) | Resource interface unit for telecommunications switching node | |
| JP2675208B2 (en) | Broadcast communication control method | |
| KR100214146B1 (en) | Dual apparatus for controlling data communication | |
| KR100237448B1 (en) | Multipathing device of data and method thereof | |
| KR0181117B1 (en) | Serial communication apparatus | |
| JPS58172039A (en) | Optical transmission system | |
| JPS6277729A (en) | Line control system for multiplexer | |
| JP3081822B2 (en) | ATM switching equipment | |
| JP2713280B2 (en) | ATM switch line setting method and device | |
| SU840867A1 (en) | Device for interfacing computers | |
| JP2506140B2 (en) | Input / output terminal accommodation control method for switchboard | |
| US6246869B1 (en) | Mobile transmission system | |
| KR200298891Y1 (en) | IPC processing of the transmission board |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |