CA2160750C - Method and apparatus for increasing amplifier efficiency - Google Patents
Method and apparatus for increasing amplifier efficiencyInfo
- Publication number
- CA2160750C CA2160750C CA002160750A CA2160750A CA2160750C CA 2160750 C CA2160750 C CA 2160750C CA 002160750 A CA002160750 A CA 002160750A CA 2160750 A CA2160750 A CA 2160750A CA 2160750 C CA2160750 C CA 2160750C
- Authority
- CA
- Canada
- Prior art keywords
- circuitry
- signal
- amplifying
- coupled
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 13
- 230000004044 response Effects 0.000 claims abstract description 7
- 230000007423 decrease Effects 0.000 claims description 14
- 230000003321 amplification Effects 0.000 claims description 12
- 238000004891 communication Methods 0.000 claims description 12
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 12
- 230000006870 function Effects 0.000 claims description 11
- 230000003247 decreasing effect Effects 0.000 claims description 8
- 238000002955 isolation Methods 0.000 claims description 3
- 230000010354 integration Effects 0.000 claims 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 11
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 11
- 238000010586 diagram Methods 0.000 description 8
- 230000005540 biological transmission Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- IVQOFBKHQCTVQV-UHFFFAOYSA-N 2-hydroxy-2,2-diphenylacetic acid 2-(diethylamino)ethyl ester Chemical compound C=1C=CC=CC=1C(O)(C(=O)OCCN(CC)CC)C1=CC=CC=C1 IVQOFBKHQCTVQV-UHFFFAOYSA-N 0.000 description 1
- 241000272470 Circus Species 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000009738 saturating Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers without distortion of the input signal
- H03G3/007—Control dependent on the supply voltage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0211—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the supply voltage or current
- H03F1/0216—Continuous control
- H03F1/0233—Continuous control by using a signal derived from the output signal, e.g. bootstrapping the voltage supply
Abstract
A transmitter (107) includes amplifying circuitry (203) and control circuitry (215, 217, 219) for biasing the amplifying circuitry (203) so that it operates closer to saturation with increased efficiency.
The gate voltage signal (213), which provides a gate bias, is coupled to the amplifying circuitry (203) and is dynamically varied by the processor circuitry (219) in response to the value of the amplifier control voltage (211) coupled to the amplifying circuitry (203). The amplifier control voltage (211), which has a value for maintaining the output power of the amplifying circuitry (203) at a constant, is produced by the integrating circuitry (217) in response to a comparison of the detected power output signal (216) produced by the detecting circuitry (215) and the power output control signal (218) produced by the processor circuitry (219). Efficiency is realized by dynamically varying the gate voltage signal (213) to its largest magnitude so that the amplifying circuitry (203) may operate as close to saturation as possible while still maintaining a constant output power.
The gate voltage signal (213), which provides a gate bias, is coupled to the amplifying circuitry (203) and is dynamically varied by the processor circuitry (219) in response to the value of the amplifier control voltage (211) coupled to the amplifying circuitry (203). The amplifier control voltage (211), which has a value for maintaining the output power of the amplifying circuitry (203) at a constant, is produced by the integrating circuitry (217) in response to a comparison of the detected power output signal (216) produced by the detecting circuitry (215) and the power output control signal (218) produced by the processor circuitry (219). Efficiency is realized by dynamically varying the gate voltage signal (213) to its largest magnitude so that the amplifying circuitry (203) may operate as close to saturation as possible while still maintaining a constant output power.
Description
~- ` 21~1)75 0 METHOD AND APPARATUS FOR INCREASING AMPLIFIER
EFFICIENCY
Field of the Invention This invention relates generally to amplifiers and, more specifically, to a method and apparatus for improving the efficiency 15 of an amplifier.
Background of the Invention Consumer demands have fueled technological advances in the area of electronics. Through aggressive development and 20 manufacturing, the industry has accomplished increased miniaturization of electronic components resulting in the advent of extremely lightweight and dimensionally constrained hand held portable electronic devices. Such devices, including portable radiotelephones, are typically battery powered. The operational 25 longevity of the radiotelephone based on its associated battery life often becomes a fundamental consumer selling point. In order to maximize battery use and, thus, satisfy consumer demands, the radiotelephone must be developed to optimize power consumption.
Essential to the operation of the radiotelephone, as well as to 30 other two-way communication devices, is an amplifier. An amplifier is utilized to amplify radio frequency (RF) signals for transmission so as to permit the radiotelephone to communicate with a fixed site transceiver, which, in turn, is interfaced between the landline telephone system and other multiple, portable, or 35 mobile radiotelephone systems contained within a geographic area.
Existing amplifiers typically utilize amplifying elements co~ ised -2- 21~0750 of a FET (Field Effect Transistor). Recently, the industry has shifted away from utilizing a silicon MOSFET (metal oxide semiconductor FET) and toward utilizing a gallium arsenide FET for increased efficiency. The gallium arsenide FET is biased into operation via the 5 application of a negative voltage to the gate thereof.
To facilitate design and manufacturability of radiotelephones utilizing gallium arsenide FETs, the gate voltage required to bias the gallium arsenide FET into operation is typically set to a constant negative voltage. The amplifier of the radiotelephone may utilize 10 as much as 500 mA of current to amplify RF signals to output power levels on the magnitude of 29 dBm. Thus, the amplifier must be operated as efficiently as possible so as-to make battery-powered handheld radiotelephones feasible.
Therefore, what is needed is a method and apparatus for 15 increasing the efficiency of amplifiers, especially those amplifiers utilizing gallium arsenide FET amplifying elements.
Brief Description of the Drawings FIG. 1 is a block diagram illustrating a radiotelephone communications system that may employ the present invention.
FIG. 2 is a block diagram illustrating a transmitter having amplifying circuitry and corresponding control circuitry that may 25 employ the present invention.
FIG. 3 is a schematic diagram illustrating a transmitter having amplifying circuitry and corresponding control circuitry that may employ the present invention.
FIG. 4 is a schematic diagram illustrating an alternate 30 embodiment of a transmitter having amplifying circuitry and colles~onding control circuitry that may employ the present invention.
FIG. 5 is a method flow chart of an efficiency algorithm that may employ the present invention.
~3~ 21t~07~0 FIG. 6 is a method flow chart of a transmitter control algorithm that may employ the present invention.
Detailed Description of the Plerelled Embodiments The present invention encompasses a transmitter having amplifying circuitry for amplifying an input signal into an amplified output signal and control circuitry for controlling the amplifying circuitry. The amplifying circuitry is coupled to a power source and has a first, a second, and a third input, an output, a saturation point, an amplification magnitude responsive to a voltage of an amplifier control signal, and a gate bias responsive to a gate voltage signal. The control circuitry co~ rises detecting circuitry for detecting the output power level of the amplified output signal, integrating circu*ry, responsive to the detecting circuitry, for generating the amplifier control signal for setting the amplification magnitude of amplifying circuitry so that the output power level of the amplified output signal remains at a predetermined constant level, and processor circuitry for dynamically varying the gate voltage signal to its largest operative magnitude permitting the amplifying circuitry to function at or near the saturation point for increased efficiency.
FIG. 1 is a block diagram illustrating a radiotelephone communications system that may employ the present invention. A
radiotelephone system typically includes a fixed transceiver 101 that sends out RF (radio frequency) signals to portable and mobile radiotelephones contained within a geographic coverage area. One such phone is a portable radiotelephone 103.
The portable radiotelephone 103, such as model number F19UVD0960AA available from Motorola, Inc., includes an antenna 105, a transmitter 107, a receiver 109, a processor 111, and an user interface 113.
The antenna 105 is used to transmit and receive RF signals to and from the fixed transceiver 101. Upon receiving signals, the antenna 105 converts the signals into electrical RF signals and transfers the signals to the receiver 109. The receiver 109 demodulates the received electrical RF signals, converts the demodulated RF signals into data signals, and couples the data 5 signals to the processor 111. The received data signals, which are now usable by the rest of the portable radiotelephone 103, may contain control information to be utilized by the processor 111 and/or voice data that may be coupled to a speaker contained with the user interface 113 to provide audible output to a user.
Upon tran~mi.~sion of RF signals, the processor 111 may feed the transmitter 107 information to be transmitted as well as control - information. The transmitter 107 takes the information to be transmitted and converts it into electrical RF signals. The electrical RF signals are amplified in accordance with the control information 15 via an amplifier contained within the transmitter 107. The transmitter 107 couples the amplified electrical RF signals to the antenna 105 which converts the electrical RF signals into RF signals for tran~mi.~sion into the air for use by the fixed transceiver 101.
FIG. 2 is a block diagram illustrating the transmitter 107 20 having amplifying circuitry 203 and corresponding control circuitry including, but not limited to, detecting circuitry 215, integrating circuitry 217, and processor circuitry 219, that may employ the present invention. The circuitry that may embody the functional blocks, as better illustrated in FIGs. 3 and 4 below, may be disposed 25 upon one or more circuit boards and housed within a housing of any portable RF communication device, such as the radiotelephone 103.
The amplifying circuitry 203 contains at least one amplifying element, ~refe.dbly a gallium arsenide FET (Field Effect Transistor).
30 A power source 209, such as a battery, is denoted by VB+ and supplies power to the amplifying circuitry 203. Although the battery comprising the power source 209 may be fabricated to provide a particular voltage, such as 6.0 V, when nominally charged, the - amplifying circuitry 203 must be capable of functioning when the - _ 2160750 battery has significantly discharged to a voltage less than the particular voltage.
The amplifying circuitry 203 amplifies an RF input signal 204 provided by RF input circuitry 205 (typically containing voice and 5 data to be transmitted) into an amplified RF output signal 206. The RF input signal 204 is amplified such that the amount of power in the RF output signal 206 colle~onds to one of a plurality of predetermined power output levels which define the operation of the transmitter 107. The amplifier circuitry 203 subsequently 10 outputs the R~ output signal 206 to RF output circuitry 207.
The block diagram of FIG. 2 contains several control loops, including an output power control loop and a gate bias control loop that are interrelated to maximize the efficiency of the operation of the amplifying circuitry 203. Common to the operation of the 15 output power control loop and the gate bias control loop is the processor circuitry 219. It should be noted that although the tra~.~mitter 107 utilizes the integral processor circuitry 219, the processor-dependent functionality of the transmitter 107 could be solely provided by a device-central processor, such as the processor 20 111 depicted in FIG. 1.
The output power control loop maintains the amount of power in the RF output signal 206 at a constant level by varying the magnitude of amplification of the amplifying circuitry 203 via an amplifier control signal 211. The output power control loop consists 25 of the detecting circuitry 215, the processor circuitry 219, and the integrating circuitry 217. In addition, the output power control loop functions while the transmitter 107 is in operation.
The detecting circuitry 215 is coupled between the amplifying circuitry 203 and the RF output circuitry 206 as well as to the 30 integrating circuitry 217 to detect the power level of the RF output signal 206. Upon detection, the detecting circuitry 215 creates and outputs a detected power output signal 216 to the integrating circuitry 217. The detected power output signal 216 corle~onds to the amount of power in the RF output signal 206.
The processor circuitry 219 is coupled to the integrating circuitry 217 to provide a power output control signal 218 thereto.
The power output control signal 218 contains a predetermined value defining the amount of power that should be in the RF
5 output signal 206. The predetermined value is one of a plurality of phasing values that are stored in a memory of the processor circuitry 219 during manufacture.
The integrating circuitry 217 effectively compares the detected power output signal 216 and the power output control signal 218 to 10 ensure consistency between what the amount of power in the RF
output signal 206 is, and what it should be. The integrating circuit 217 accordingly adjusts the magnitude of the amplifier control signal 211 to ensure that the amplifying circuitry 203 provides an accurate and constant RF output signal 206.
The gate bias control loop dy~mic~lly varies the gate bias of the amplifying circuitry 203 to establish a desired operating point thereof. The gate bias is responsive to a gate voltage signal 213 coupled to the amplifying circuitry 203 by the processor circuitry 219.
In the ~refelled embodiment, the gallium arsenide FET comprising 20 the amplifying element of the amplifier circuitry 203, is biased by a negative voltage; thus, the gate voltage signal 213 consists of a negative voltage. The gate bias control loop comprises the processor circuitry 219, the power source 209, and the amplifier control signal 211. The gate bias control loop may be executed every time there is a 25 power level change, a channel change, or an initial power-up of the radiotelephone 103.
The processor circuitry 219 dy~mic~lly varies the negative voltage of the gate voltage signal 213 to cause the amplifying circuitry 203 to operate as close to saturation or as close to, as well as 30 into, class B operation as possible. Class B o~eldlion occurs when the operating point of an amplifying element is at an extreme end of its characteristic (i.e., the gate voltage signal 213 is a~roxilllately equal to the cutoff voltage defining the saturation point of the amplifying circuitry 203). By controlling the amplifying circuitry 203 35 such that it operates near saturation, an increase in the efficiency of - ` ~7~ 21G07~û
the operation of the amplifying circuitry 203 is re~li7er1 in the form of a reduction in current usage.
The processor circuitry 219 controls the amplifying circuitry 203 to sustain operation near saturation by increasing or decreasing the negative voltage of the gate voltage signal 213. The amplifying circuitry 203 can be considered to be operating near the saturation point when the magnitude of the amplifier control signal 211 is within a predetermined value of the magnitude of the power source 209. By coupling the amplifier control signal 211 and the power source 209 to the processor circuitry 219, the processor circuitry 219 is able to determine if the amplifying circuitry 203 has become too close to the point of saturation and, if so, adjust the negative voltage of the gate voltage signal 213 to a less negative value to prevent saturation. Operating an amplifier in saturation is typically undesired, as damage to some properties of the amplifying elements may occur, subsequently reducing the efficiency of the amplifying circuitry's operation.
While concerned with preventing saturation, the processor circuitry 219 is equally concerned with adjusting the amplifying circuitry 203 to operate as close to the saturation point as possible to achieve increased amplifier efficiency. When the amplifier control signal 211 is not within the aforementioned predetermined value describing the point of saturation, the processor circuitry 219 adjusts the voltage of the gate voltage signal 213 to a more negative value.
Because the amount of power in the RF output signal 206 will decrease as the amplifying circuitry 203 nears, or goes into, saturation, the output power control loop and the gate bias control loop are interrelated such that the output power control loop is able to maintain the amount of power in-the RF output signal 206 at a constant level while the gate bias control loop dynamically varies the gate voltage signal 213 to the most negative allowable voltage causing the amplifying circuitry 203 to operate closer to saturation and with increased efficiency.
In addition, by dynAmic~lly varying the gate voltage signal 213 in the aforementioned fashion, the present invention is better -8- 21607S~
_, capable of maintaining the ~ecessAry constant amount of power in the RF output signal 206 under worst case temperature or insertion loss conditions with respect to the gallium arsenide FET amplifiers of current transmitters that function at a set negative gate voltage.
FIG. 3 is a schematic diagram further illustrating the transmitter 107 having amplifying circuitry 203 and colles~onding control circuitry including, but not limited to, detecting circuitry 215, integrating circuitry 217, and processor circuitry 219 that may employ the present invention. FIG. 3 more specifically defines the components of the transmitter 107 including the amplifying circuitry 203 and the control circuitry that maintains the output power control loop and the gate bias control loop so as to permit efficient operation of the amplifying circuitry 203.
The amplifying circuitry 203, which is multi-stage, receives the RF input signal 204 from the RF input circuitry 205. The RF
input signal 204 is comprised of a frequency modulated information signal generated by the RF input circuitry 205. The RF input circuitry 205 receives an electrical information signal consisting of converted voice signals typically supplied by the user of the radiotelephone 103 via a microphone (not shown) or data signals.
A VCO (Voltage Controlled Oscillator) 301 combines the information signal with an oscillating signal of a certain frequency to create the frequency modulated information signal. The frequency modulated information signal is then coupled to a buffer 303 that functions both as a filter, typically a passband filter, and an amplification device that increases the magnitude of the frequency modulated information signal. Prior to amplification by the amplifier circuitry 203, the RF input signal 204 is coupled through a variable attenuator 305 comprised of variable resistors. The variable attenuator 305 can be adjusted to provide high attenuation when the transmitter 107 is not transmitting or low attenuation to permit transmission of the RF input signal 204.
The RF input signal 204 is coupled to a power amplifier driver 307 that forms an initial stage of the amplifying circuitry 203.
The power amplifier driver 307 amplifies the RF input signal 204 to - ~9~ 21~0~0 a magnitude dictated by the amplifier conkol signal 211, which is exclusively coupled to the power amplifier driver 307. In the prefelled embodiment, the power amplifier driver 307, responsive to the amplifier control signal 211, is capable of amplifying the RF
5 input signal 204 from a power level of about +8 dBm to a power level as high as about +17 dBm.
A power amplifier 309 is coupled to an output of the power amplifier driver 307 and forms a final stage of the amplifying circuitry 203. Upon receiving the R~; input signal 204, now 10 amplified, from the power amplifier driver 307, the power amplifier 309 additionally amplifies the RF input signal 204 to a power level as high as about +30 dBm. The power amplifier 309 is biased into operation via the application of the gate voltage signal 213. ~ the ~refelled embodiment, the power amplifier 309 is a gallium 15 arsenide FET that requires a negative biasing voltage between about OV and -5.4V for operation. The RF input signal 204, now having been amplified by the power amplifier driver 307 and the power amplifier 309 to a level suitable for tra~mi~sion via an antenna (such as antenna 105 of FIG. 1), is output from the amplifying 20 circuitry 203 in the form of the RF output signal 206. Prior to transmission, the RF output signal 206 may be filtered by a duplexing band-stop filter 311 of the RF output circuitry 207.
The output power control loop maintains the amount of power in the RF output signal 206 at a constant level by varying the 25 amplifier control signal 211, which directly controls the magnitude of amplification of the amplifying circuitry 203. As specified, the output power control loop consists of the detecting circuitry 215, the processor circuitry 219, and the integrating circuitry 217.
Coupled between the amplifying circuitry 203 and the RF
30 output circuitry 207 is the detecting circuitry 215 for detecting the power level of the RF output signal 206 prior to filtering by the RF
output circuitry 207. The detecting circuitry 215 includes a directional coupler 313. The directional coupler 313 includes an electromagnetic coupler which couples the RF output signal 206 to a 35 detector 315 without causing excessive loss to the RF output signal -lo- 21G07SO
206. The directional coupler 313 also includes a resistor and a diode for directing the coupled RF output signal 206 to the detector 315.
The detector 315, a low pass filter, effectively outputs the detected power output signal 216 having a voltage that collesponds to the 5 amount of power in the RF output signal 206. The detected power output signal 216 is then coupled to the integrating circuitry 217.
In order to maintain the amount of power in the RF output signal 206 at a constant level, the output power control loop is dependent on the processor circuitry 219 to provide the power 10 output control signal 218. The power output control signal 218, which is comprised of a voltage corlesponding to the amount of power that should be contained in the RF output signal 206, is produced by a microprocessor 317, such as a 68HC11 microcontroller available from Motorola, Inc., contained within the processor 15 circuitry 219. First, the microprocessor 317 determines which one of the plurality of predetermined power output levels the transmitter 107 should be operating at by discerning a power control instruction (not shown) sent by the fixed transceiver 101 (see FIG. 1).
Second, the microprocessor 317 accesses phasing values stored 20 in an associated memory 319 in order to set the voltage of the power output control signal 218. During the manufacture of the radiotelephone 103 phasing values are programmed into the memory 319. The stored phasing values typically consist of the plurality of predetermined power output levels. Each of the 25 plurality of predetermined power output levels are associated with an actual power value that defines the amount of power that should be contained in the RF output signal 206 after amplification in accordance with the particular predetermined power output level.
For example, 80(hex) could col.e~ond to 27.5 dBm. The 30 microprocessor 317 is able to retrieve the actual power value from among the phasing values stored in the memory 319 by referellcing the predetermined power output level with the power output level dictated by the power control instruction. The microprocessor 317 sets the voltage of the power output control signal 218 to correspond 35 to the retrieved actual power value.
-11- 2i~7~0 The power output control signal 218 output by the microprocessor 317 is passed through a first digital-to-analog (D/A) converter 321 prior to being coupled to the integrating circuitry 217.
The first digital-to-analog (D/A) converter 321 converts the digital 5 power output control signal 218 output by the microprocessor 317 into an analog power output control signal 218 that can be discerned by the integrating circuitry 217.
The integrating circuitry 217 controls the amount of power in the RF output signal 206 by varying the amplifier control signal 211 10 in response to the comparison of the detected power output signal 216 and the power output control signal 218. The integrating circuitry 217 includes an integrator 323 for comparing the detected power output signal 216 and the power output control signal 218.
The detected power output signal 216 and the power output control 15 signal 218 are coupled to the respective negative (-) and positive (+) inputs of the integrator 323. If the voltage of the detected power output signal 216 is less than the voltage of the power output control signal 218, the voltage at the output of the integrator 323 is increased. Conversely, if the voltage of the detected power output 20 signal 216 is greater than the voltage of the power output control signal 218, the voltage at the output of the integrator 323 is - decreased.
The integrating cireuitry 217 further includes a buffer 325 coupled between the output of the integrator 323 and the power 25 amplifier driver 307. The buffer 325 is primarily comprised of an npn transistor 327 and a p-channel enhancement mode MOSFET
(Metal Oxide Semiconductor Field Effect Transistor) 329. A resistor 331 couples the base of the npn transistor 327 to the output of the integrator 323. As the voltage at the output of the integrator 323 30 increases, such as when the detected power output signal 216 is less than the power output controi signal 218, the current flowing into the base of the npn transistor 327 increases causing the current flowing into the collector of the npn transistor 327 to increase. The - collector of the npn transistor 327 is coupled to the gate of the 35 MOSFET 329.
-12- 21607~0 When the current flowing into the collector of the npn transistor 327 increases, a voltage across a second resistor 333 coupling both the power source 209 and the source of the MOSFET
329 to the gate of the MOSFET 329 increases causing the MOSFET
5 329 to turn on. Upon turn on, a portion of the drain current of the MOSFET 329 comprising the amplifier control signal 211 flows to the power amplifier driver 307. The power amplifier driver 307 increases the magnitude of amplification of the amplifying circuitry 203 in accordance with the magnitude of the amplifier control signal 10 211. In addition, another portion of the drain current flows through a third resistor 335 and a fourth resistor 337 generating voltage on the emitter of the transistor 327 tending to turn off the transistor 327.
Alternatively, a decrease in the voltage at the output of the 15 integrator 323 causes the current flowing into the base of the npn transistor 327 to decrease. This, in turn, causes the current flowing into the collector of the npn transistor 327 to decrease further causing the voltage drop across the resistor 333 to decrease. The decrease in the voltage drop across the resistor 333 causes the 20 MOSFET 329 to turn off, reducing the amplifier control signal 211.
A reduction in the amplifier control signal causes the power amplifier driver 307 to reduce the magnitude of the amplification of the amplifying circuitry 203.
The gate bias control loop forces the amplifying circuitry 203 25 to operate as close to saturation as possible without inhibiting the output power control loop from maintaining the nec~ss2ry amount of power in the RF output signal 206. As previously mentioned, the amplifying circuitry 203 can be forced to function close to saturation by controlling the negative magnitude of the gate voltage signal 213 30 that supplies the gate of the gallium arsenide FET comprising the power amplifier 309. Because output power decreases as the amplifying circuitry 203 functions closer to saturation, the negative magnitude of the gate voltage signal 213 is dynamically increased or decreased to maintain the required amount of power in the RF
_ -13- 2160750 output signal 206 and maximize the efficiency of the amplifying circuitry 203.
The microprocessor 317 of the processor circuitry 219 further functions to dynamically increase or decrease the negative 5 magnitude of the gate voltage signal 213 in response to the voltage levels of the power source 209 and the amplifier control signal 211.
The voltage levels of both the power source 209 and the amplifier control signal 211 are coupled to the microprocessor 317 via respective analog-to-digital (A/D) conve~ 339 and 341 contained 10 in the processor circuitry 219. The analog-to-digital converters 339 and 341 translate the continuous, time-varying analog voltages of the power source 209 and the amplifier control signal 211 into discrete digital values discernible by the microprocessor 317.
The microprocessor 317 compares the voltage levels of the 15 power source 209 and the amplifier control signal 211 with respect to a predetermined value stored in the memory 319. If the voltage level of the power source 209 is within the predetermined value of the voltage level of the amplifier control signal 211, the microprocessor 317 determines that a decrease in the negative 20 magnitude of the amplifying circuitry 203 is necessAry to prevent the amplifying circuitry 203 from saturating. Alternatively, if the voltage level of the power source 209 is not within the predetermined value of the voltage level of the amplifier control signal 211, the microprocessor 317 determines that an increase in the 25 negative magnitude of the amplifying circuitry 203 may occur to force the amplifying circuitry 203 closer to saturation and thus improve the efficiency of the power amplifier 203.
The microprocessor 317 generates a digital signal corresponding to the previously determined increase or decrease in 30 the negative magnitude of the gate voltage signal 213. The digital signal is output to a second digital-to-analog (D/A) converter 343 of the processor circuitry 219. The digital-to-analog converter 343 converts the digital signal into a proportional positive analog voltage. The positive analog voltage is coupled to the negative 14- 2lS07~iO
input of an operational amplifier comprising an operational amplifier configuration 345.
The operational amplifier configuration 345 inverts an,d amplifies the positive analog voltage output by the digital-to-analog 5 converter 343. Inversion is necess~ry because the gallium arsenide FET comprising the power amplifier 309 of the amplifying circuitry 203 is biased into operation by a negative voltage applied to the gate thereof. The values of the resistors contained in the operational amplifier configuration 345 are chosen to amplify the voltage 10 generated by the microprocessor 317 to an a~ro~liate value for biasing the amplifying circuitry 203. The amplified negative analog voltage generated by the operational amplifier configuration 345 is output to the amplifying circuitry 203 as the gate voltage signal 213.
An alternate apparatus for generating the gate voltage signal 15 213 is shown in FIG. 4. FIG. 4 differs from FIG. 3 only with respect to the architecture and the function of the processor circuitry 219. The microprocessor 317 of FIG. 3 generates the voltage corresponding to the gate voltage signal 213 in response to a comparison of the amplifier control signal 341 and the power source 209 coupled 20 thereto. In FIG. 4, no such comparison is necess~ry; therefore, the processor circuitry 219 of FIG. 4 need not contain the first and second analog-to-digital converters 339 and 341 or the digital-to-analog converter 343 as a microprocessor 417 contained therein does not require inputs from the power source 209 and the amplifier control 25 signal 211. The gate voltage signal 213 is generated by an alternative operational amplifier configuration 445 in direct response to the changing voltage of the amplifier control signal 211 (of the output power control loop).
Although not indirectly generating the gate voltage signal 30 213, the microprocessor 417 couples a refeience voltage through a constant voltage source 443 and a resistor R1 to the negative (-) input of the operational amplifier comprising the operational amplifier configuration 445. In addition, a negative supply voltage 447, controlled by the microprocessor 417, biases the operational 35 amplifier configuration 445.
_ -15- 2160~50 The gate voltage signal 213 results from a comparison of the rererence voltage and the amplifier control signal 211 coupled to the positive (+) input of the operational amplifier comprising the operational amplifier configuration 445. A feedback loop col"~lised 5 of a resistor R2 is coupled between the output of the operational amplifier and the negative input of the operational amplifier. A
resistor divider co"l~,ised of resistor R3, also coupled to the positive input of the operational amplifier, and resistor R4, coupled between the positive input of the operational amplifier and ground.
10 As a result, when the output power control loop forces the amplifier control signal 211 to go high so as to increase the amount of power in the RF output signal 206, the gate voltage signal 213 at the output of the operational amplifier becom~.~ less negative to prevent saturation of the amplifying circuitry 203 and make it less difficult 15 for the amplifying circuitry to maintain a constant amount of power in the RF output signal 206. Alternatively, when the output power control loop causes the voltage of the amplifier control signal 211 to go low so as to decrease the amount of power in the RF output signal 206, the gate voltage signal 213 at the output of the 20 operational amplifier becomes more negative to force the amplifying circuitry 203 closer to saturation and increase efficiency.
In the preferred embodiment, the alternative operational amplifier configuration 445 is modeled by the following equation (where Vgate refers to the voltage of the gate voltage signal 213 25 VControl refers to the voltage of the amplifier control signal 211, and Vref refers to the voltage of the voltage re~rence provided by the microprocessor 417):
V = vconlrol X R4 R2 X V~Cf + VcO~rO/ X R4 x R2 garc R3 + R4 Rl Rl x (R3 + R4) Substituting values for the resistors, R1=R2=R3=lOK ohms and R4=lK ohms, and the voltage rerele,lce, Vref = 4.75V, results in the - following equation:
Vga~ = VCO~rO~ X [0. l 82]--4.75.
Therefore, by making the gate voltage signal 213 dependent on the amplifier control signal 211 in accordance with the aforementioned 5 equation, the amplifying circuitry 203 is able to achieve increased efficiency while maintaining the amount of power in the RF output signal 206 at a constant level.
Experimentation has shown that by dynamically varying the gate voltage signal 213 of the amplifying circuitry 203 in the 10 aforementioned manner results in increased current savings. By dynamically varying the gate voltage signal 213, as opposed to merely setting the gate voltage signal to a constant value in accordance with the prior art, measurements of current drain at ten spots across the transmit band reveal an average savings of 15 approximately 19.2 mA when the gate voltage signal 213 was adjusted to its most negative value while the amount of power in the RF output signal 206 was maintained at a constant value.
Although FIGs. 3 and 4 illustrate coupling the dynamically varying gate voltage signal 213 only to the power amplifier 309, it 20 should be noted that the gate voltages of additional amplifier stages could also be independently dynamically varied in the aforementioned manner for increased efficiency. For example, with respect to FIG. 3, the microprocessor 317 could generate and couple an additional gate voltage through an additional digital-to-analog 25 converter and operational amplifier configuration to the gate of the power amplifier driver 307. With respect to FIG. 4, the variable gate voltage of the power amplifier driver 307 could be generated from a simil~r alternate operational amplifier configuration comprised of appropriately-valued resistors having the amplifier control signal 30 211 and a voltage referellce coupled to the inputs thereof.
The aforementioned efficiency may be achieved by employing a ~refelled algoli~ illustrated in the flow chart of FIG. 5. The algorithm may be stored in, and executed by, the processor circuitry 219. After initiating the algorithm at step 501, the processor circuitry 17- 21&07S0 219 sets the gate voltage signal 213 and the gate voltage of the amplifying circuitry 203 to a nominal voltage such as -4V at step 503.
Next, at step 505 the processor circuitry 219 determines if the transmitter 107 is keyed or, in effect, prepared for transmitting. Step 5 505 is repeated until the transmitter 107 is keyed.
Once the transmitter 107 is determined to be keyed at step 505, the processor circuitry 219 determines whether or not to increase or decrease the gate voltage of the amplifying circuitry 203 so as to increase efficiency. At step 507, the processor circuitry 219 10 determines whether or not the difference between the voltage of the power source 209, VB+, and the amplifier control voltag 211 ("CONTROL VOLTAGE") is within a predetermined range. In the ~re~led embodiment, the predetermined range is 0.2V, which corresponds to the minimum voltage drop across the FET transistor 15 329 included in the integrating circuitry 217 (see FIG. 3). If the difference between VB+ and CONTROL VOLTAGE is less than or equal to 0.2V, the gate voltage signal 213 ("GATE VOLTAGE") is increased or made less negative at step 509. In the preferred embodiment, GATE VOLTAGE is increased by 1 or more D/A steps 20 depending on the exact implementation of the algorill~l-. A larger D/A step will cause faster convergence towards the saturation of the amplifying circuitry 203, while a smaller D/A step will provide greater resolution. This l~revents the amplifying circuitry 203 from operating too close to saturation while attempting to increase, or 25 maintain an increased level of, the amount power in the RF output signal 206.
If the difference between VB+ and CONTROL VOLTAGE is greater than 0.2V, the processor circuitry 219 proceeds to decrease, or make more negative, GATE VOLTAGE forcing the amplifying 30 circuitry 203 to run closer to saturation and, thus, increasing the efficiency of the amplifying circuitry 203. However, prior to decreasing GATE VOLTAGE, the processor circuitry 219 determines if GATE VOLTAGE is already too close to the negative supply minimum voltage at step 511. In the preferred embodiment, the 35 negative supply has a rail, or minimum, of just below -5.4V. This -18- 2l~ia7!~io -value may be adjusted depending on the particular negative power supply circuitry used. If GATE VOLTAGE is too close, the processor circuitry 219 returns to step 507. If GATE VOLTAGE is not too close to the negative supply minimurn voltage, GATE VOLTAGE is 5 decreased or made more negative at step 513.
After increasing or decreasing GATE VOLTAGE, the processor circuitry 219 once again determines whether or not the tran~mitter 107 is keyed at step 515. If the transmitter 107 is determined to be keyed, the processor circuitry 219 returns to step 10 507. If the transmitter 107 is not keyed, the processor circuitry 219 returns to step 503.
FIG. 6 illustrates a transmitter control algorithm that may employ the efficiency algolilhl" of FIG. 5. The transmitter control algoliLhnl of FIG. 6 may be employed by the processor circuitry 219 15 of FIG. 2, so as to direct the operation of the transmitter 107. Upon turn-on (of the radiotelephone 103) at step 601, the processor circuitry 219 determines if a transmitter prekey is enabled at step 603.
The prekey, which was previously discussed in conjunction with FIG. 4, is a voltage provided by the processor circuitry 219 to provide 20 initial biasing of the amplifier circuitry 203. Until the prekey is enabled, the processor circuitry 219 will not proceed to the next instruction block of the algorithm.
Once the prekey is enabled, the processor circuitry 219 proceeds to step 605 and places the amplifier circuitry 203 into a 25 forward isolation mode. The forward isolation mode increases the attenuation of the RF input signal 204 through the amplifier circuitry 203 by setting the gate voltage signal signal 213 to a value near 0V.
The processor circuitry 219 then proceeds to determine if the 30 transmitter 107 is keyed at step 607. If the transmitter 107 is not keyed, the processor circuitry 219 returns to step 605. If the transmitter 107 is determined to be keyed, the processor circuitry 219 proceeds to step 609 to determine if a power boost is nec~s~ry.
If the radiotelephone 103 struggles to maintain 35 communication with the transceiver 101 (see FIG. 1) due to lack of -19- 21607~() proximity therewith or obstruction by natural or manmade structures positioned therebetween, the processor circuitry 219 may control the transmitter 107 to boost power. For example, when the cellular radiotelephone 103 is operating at, or outside of, the - ~
5 bolmdary of coverage of the transceiver 101 (which has no bordering transceiver), the radiotelephone 103 may momentarily boost power above the largest one of the plurality of the predetermined power output levels to maintain communication with the transceiver 101.
When such conditions occur, the processor circuitry 219 proceeds to 10 step 611 and enters the power boost mode.
The power boost mode of step 611 causes a momentary increase in the amount of power in the RF output signal 206. This is accomplished through an increase of the power output control signal 218 by the processor circuitry 219, which, in turn, causes an 15 increase in both the amplifier control signal 211 and the amplification of the amplifying circuitry 203. Because the power - boost mode consumes a large amount of power, it is ~ref~lled that the power boost only occur for a short duration. Upon completion of the power boost, the processor circuitry 219 proceeds to step 609 to 20 determine if the radio is still in power boost mode.
If power boost mode is no longer ~ecessAry, the processor circuitry 219 proceeds to step 613 and initiates the efficiency mode.
The efficiency mode of step 613 is disclosed in the aforementioned algorithm of FIG. 5 and, thus, will not be reiterated here. Upon 25 exiting from the efficiency mode of step 613, the processor circuitry 219 proceeds to step 615 and determines if the transmitter 107 is de-keyed. If not, the processor circuitry 219 returns to step 613 and re-initiates the efficiency mode. If the transmitter 107 is de-keyed, the processor circuitry 219 returns to step 603 to wait for enabling of the 30 prekey.
In summary, the present invention provides a method and apparatus for increasing amplifier efficiency in the radiotelephone - 103. By increasing the negative magnitude of the gate voltage of the gallium arsenide FET comprising the amplifying circuitry so that 35 the amplifying circuitry operates closer to saturation, current savings can be re~li7.e.1. However, because the amplifying circuitry must maintain the amount of power that it outputs at a constant level and operating the amplifier circuitry close to saturation.
reduces the amount of power that it outputs, the gate voltage must 5 be dyr~mic~lly varied so as to permit constant output power.
Therefore, by utilizing a gate bias control loop, which varies the negative magnitude of the gate voltage, that is subservient to an output power control loop, which functions to maintain constant amplifier output power, the gate voltage can be dynamically varied 10 to its most negative value while constant amplifier output power can be maintained.
EFFICIENCY
Field of the Invention This invention relates generally to amplifiers and, more specifically, to a method and apparatus for improving the efficiency 15 of an amplifier.
Background of the Invention Consumer demands have fueled technological advances in the area of electronics. Through aggressive development and 20 manufacturing, the industry has accomplished increased miniaturization of electronic components resulting in the advent of extremely lightweight and dimensionally constrained hand held portable electronic devices. Such devices, including portable radiotelephones, are typically battery powered. The operational 25 longevity of the radiotelephone based on its associated battery life often becomes a fundamental consumer selling point. In order to maximize battery use and, thus, satisfy consumer demands, the radiotelephone must be developed to optimize power consumption.
Essential to the operation of the radiotelephone, as well as to 30 other two-way communication devices, is an amplifier. An amplifier is utilized to amplify radio frequency (RF) signals for transmission so as to permit the radiotelephone to communicate with a fixed site transceiver, which, in turn, is interfaced between the landline telephone system and other multiple, portable, or 35 mobile radiotelephone systems contained within a geographic area.
Existing amplifiers typically utilize amplifying elements co~ ised -2- 21~0750 of a FET (Field Effect Transistor). Recently, the industry has shifted away from utilizing a silicon MOSFET (metal oxide semiconductor FET) and toward utilizing a gallium arsenide FET for increased efficiency. The gallium arsenide FET is biased into operation via the 5 application of a negative voltage to the gate thereof.
To facilitate design and manufacturability of radiotelephones utilizing gallium arsenide FETs, the gate voltage required to bias the gallium arsenide FET into operation is typically set to a constant negative voltage. The amplifier of the radiotelephone may utilize 10 as much as 500 mA of current to amplify RF signals to output power levels on the magnitude of 29 dBm. Thus, the amplifier must be operated as efficiently as possible so as-to make battery-powered handheld radiotelephones feasible.
Therefore, what is needed is a method and apparatus for 15 increasing the efficiency of amplifiers, especially those amplifiers utilizing gallium arsenide FET amplifying elements.
Brief Description of the Drawings FIG. 1 is a block diagram illustrating a radiotelephone communications system that may employ the present invention.
FIG. 2 is a block diagram illustrating a transmitter having amplifying circuitry and corresponding control circuitry that may 25 employ the present invention.
FIG. 3 is a schematic diagram illustrating a transmitter having amplifying circuitry and corresponding control circuitry that may employ the present invention.
FIG. 4 is a schematic diagram illustrating an alternate 30 embodiment of a transmitter having amplifying circuitry and colles~onding control circuitry that may employ the present invention.
FIG. 5 is a method flow chart of an efficiency algorithm that may employ the present invention.
~3~ 21t~07~0 FIG. 6 is a method flow chart of a transmitter control algorithm that may employ the present invention.
Detailed Description of the Plerelled Embodiments The present invention encompasses a transmitter having amplifying circuitry for amplifying an input signal into an amplified output signal and control circuitry for controlling the amplifying circuitry. The amplifying circuitry is coupled to a power source and has a first, a second, and a third input, an output, a saturation point, an amplification magnitude responsive to a voltage of an amplifier control signal, and a gate bias responsive to a gate voltage signal. The control circuitry co~ rises detecting circuitry for detecting the output power level of the amplified output signal, integrating circu*ry, responsive to the detecting circuitry, for generating the amplifier control signal for setting the amplification magnitude of amplifying circuitry so that the output power level of the amplified output signal remains at a predetermined constant level, and processor circuitry for dynamically varying the gate voltage signal to its largest operative magnitude permitting the amplifying circuitry to function at or near the saturation point for increased efficiency.
FIG. 1 is a block diagram illustrating a radiotelephone communications system that may employ the present invention. A
radiotelephone system typically includes a fixed transceiver 101 that sends out RF (radio frequency) signals to portable and mobile radiotelephones contained within a geographic coverage area. One such phone is a portable radiotelephone 103.
The portable radiotelephone 103, such as model number F19UVD0960AA available from Motorola, Inc., includes an antenna 105, a transmitter 107, a receiver 109, a processor 111, and an user interface 113.
The antenna 105 is used to transmit and receive RF signals to and from the fixed transceiver 101. Upon receiving signals, the antenna 105 converts the signals into electrical RF signals and transfers the signals to the receiver 109. The receiver 109 demodulates the received electrical RF signals, converts the demodulated RF signals into data signals, and couples the data 5 signals to the processor 111. The received data signals, which are now usable by the rest of the portable radiotelephone 103, may contain control information to be utilized by the processor 111 and/or voice data that may be coupled to a speaker contained with the user interface 113 to provide audible output to a user.
Upon tran~mi.~sion of RF signals, the processor 111 may feed the transmitter 107 information to be transmitted as well as control - information. The transmitter 107 takes the information to be transmitted and converts it into electrical RF signals. The electrical RF signals are amplified in accordance with the control information 15 via an amplifier contained within the transmitter 107. The transmitter 107 couples the amplified electrical RF signals to the antenna 105 which converts the electrical RF signals into RF signals for tran~mi.~sion into the air for use by the fixed transceiver 101.
FIG. 2 is a block diagram illustrating the transmitter 107 20 having amplifying circuitry 203 and corresponding control circuitry including, but not limited to, detecting circuitry 215, integrating circuitry 217, and processor circuitry 219, that may employ the present invention. The circuitry that may embody the functional blocks, as better illustrated in FIGs. 3 and 4 below, may be disposed 25 upon one or more circuit boards and housed within a housing of any portable RF communication device, such as the radiotelephone 103.
The amplifying circuitry 203 contains at least one amplifying element, ~refe.dbly a gallium arsenide FET (Field Effect Transistor).
30 A power source 209, such as a battery, is denoted by VB+ and supplies power to the amplifying circuitry 203. Although the battery comprising the power source 209 may be fabricated to provide a particular voltage, such as 6.0 V, when nominally charged, the - amplifying circuitry 203 must be capable of functioning when the - _ 2160750 battery has significantly discharged to a voltage less than the particular voltage.
The amplifying circuitry 203 amplifies an RF input signal 204 provided by RF input circuitry 205 (typically containing voice and 5 data to be transmitted) into an amplified RF output signal 206. The RF input signal 204 is amplified such that the amount of power in the RF output signal 206 colle~onds to one of a plurality of predetermined power output levels which define the operation of the transmitter 107. The amplifier circuitry 203 subsequently 10 outputs the R~ output signal 206 to RF output circuitry 207.
The block diagram of FIG. 2 contains several control loops, including an output power control loop and a gate bias control loop that are interrelated to maximize the efficiency of the operation of the amplifying circuitry 203. Common to the operation of the 15 output power control loop and the gate bias control loop is the processor circuitry 219. It should be noted that although the tra~.~mitter 107 utilizes the integral processor circuitry 219, the processor-dependent functionality of the transmitter 107 could be solely provided by a device-central processor, such as the processor 20 111 depicted in FIG. 1.
The output power control loop maintains the amount of power in the RF output signal 206 at a constant level by varying the magnitude of amplification of the amplifying circuitry 203 via an amplifier control signal 211. The output power control loop consists 25 of the detecting circuitry 215, the processor circuitry 219, and the integrating circuitry 217. In addition, the output power control loop functions while the transmitter 107 is in operation.
The detecting circuitry 215 is coupled between the amplifying circuitry 203 and the RF output circuitry 206 as well as to the 30 integrating circuitry 217 to detect the power level of the RF output signal 206. Upon detection, the detecting circuitry 215 creates and outputs a detected power output signal 216 to the integrating circuitry 217. The detected power output signal 216 corle~onds to the amount of power in the RF output signal 206.
The processor circuitry 219 is coupled to the integrating circuitry 217 to provide a power output control signal 218 thereto.
The power output control signal 218 contains a predetermined value defining the amount of power that should be in the RF
5 output signal 206. The predetermined value is one of a plurality of phasing values that are stored in a memory of the processor circuitry 219 during manufacture.
The integrating circuitry 217 effectively compares the detected power output signal 216 and the power output control signal 218 to 10 ensure consistency between what the amount of power in the RF
output signal 206 is, and what it should be. The integrating circuit 217 accordingly adjusts the magnitude of the amplifier control signal 211 to ensure that the amplifying circuitry 203 provides an accurate and constant RF output signal 206.
The gate bias control loop dy~mic~lly varies the gate bias of the amplifying circuitry 203 to establish a desired operating point thereof. The gate bias is responsive to a gate voltage signal 213 coupled to the amplifying circuitry 203 by the processor circuitry 219.
In the ~refelled embodiment, the gallium arsenide FET comprising 20 the amplifying element of the amplifier circuitry 203, is biased by a negative voltage; thus, the gate voltage signal 213 consists of a negative voltage. The gate bias control loop comprises the processor circuitry 219, the power source 209, and the amplifier control signal 211. The gate bias control loop may be executed every time there is a 25 power level change, a channel change, or an initial power-up of the radiotelephone 103.
The processor circuitry 219 dy~mic~lly varies the negative voltage of the gate voltage signal 213 to cause the amplifying circuitry 203 to operate as close to saturation or as close to, as well as 30 into, class B operation as possible. Class B o~eldlion occurs when the operating point of an amplifying element is at an extreme end of its characteristic (i.e., the gate voltage signal 213 is a~roxilllately equal to the cutoff voltage defining the saturation point of the amplifying circuitry 203). By controlling the amplifying circuitry 203 35 such that it operates near saturation, an increase in the efficiency of - ` ~7~ 21G07~û
the operation of the amplifying circuitry 203 is re~li7er1 in the form of a reduction in current usage.
The processor circuitry 219 controls the amplifying circuitry 203 to sustain operation near saturation by increasing or decreasing the negative voltage of the gate voltage signal 213. The amplifying circuitry 203 can be considered to be operating near the saturation point when the magnitude of the amplifier control signal 211 is within a predetermined value of the magnitude of the power source 209. By coupling the amplifier control signal 211 and the power source 209 to the processor circuitry 219, the processor circuitry 219 is able to determine if the amplifying circuitry 203 has become too close to the point of saturation and, if so, adjust the negative voltage of the gate voltage signal 213 to a less negative value to prevent saturation. Operating an amplifier in saturation is typically undesired, as damage to some properties of the amplifying elements may occur, subsequently reducing the efficiency of the amplifying circuitry's operation.
While concerned with preventing saturation, the processor circuitry 219 is equally concerned with adjusting the amplifying circuitry 203 to operate as close to the saturation point as possible to achieve increased amplifier efficiency. When the amplifier control signal 211 is not within the aforementioned predetermined value describing the point of saturation, the processor circuitry 219 adjusts the voltage of the gate voltage signal 213 to a more negative value.
Because the amount of power in the RF output signal 206 will decrease as the amplifying circuitry 203 nears, or goes into, saturation, the output power control loop and the gate bias control loop are interrelated such that the output power control loop is able to maintain the amount of power in-the RF output signal 206 at a constant level while the gate bias control loop dynamically varies the gate voltage signal 213 to the most negative allowable voltage causing the amplifying circuitry 203 to operate closer to saturation and with increased efficiency.
In addition, by dynAmic~lly varying the gate voltage signal 213 in the aforementioned fashion, the present invention is better -8- 21607S~
_, capable of maintaining the ~ecessAry constant amount of power in the RF output signal 206 under worst case temperature or insertion loss conditions with respect to the gallium arsenide FET amplifiers of current transmitters that function at a set negative gate voltage.
FIG. 3 is a schematic diagram further illustrating the transmitter 107 having amplifying circuitry 203 and colles~onding control circuitry including, but not limited to, detecting circuitry 215, integrating circuitry 217, and processor circuitry 219 that may employ the present invention. FIG. 3 more specifically defines the components of the transmitter 107 including the amplifying circuitry 203 and the control circuitry that maintains the output power control loop and the gate bias control loop so as to permit efficient operation of the amplifying circuitry 203.
The amplifying circuitry 203, which is multi-stage, receives the RF input signal 204 from the RF input circuitry 205. The RF
input signal 204 is comprised of a frequency modulated information signal generated by the RF input circuitry 205. The RF input circuitry 205 receives an electrical information signal consisting of converted voice signals typically supplied by the user of the radiotelephone 103 via a microphone (not shown) or data signals.
A VCO (Voltage Controlled Oscillator) 301 combines the information signal with an oscillating signal of a certain frequency to create the frequency modulated information signal. The frequency modulated information signal is then coupled to a buffer 303 that functions both as a filter, typically a passband filter, and an amplification device that increases the magnitude of the frequency modulated information signal. Prior to amplification by the amplifier circuitry 203, the RF input signal 204 is coupled through a variable attenuator 305 comprised of variable resistors. The variable attenuator 305 can be adjusted to provide high attenuation when the transmitter 107 is not transmitting or low attenuation to permit transmission of the RF input signal 204.
The RF input signal 204 is coupled to a power amplifier driver 307 that forms an initial stage of the amplifying circuitry 203.
The power amplifier driver 307 amplifies the RF input signal 204 to - ~9~ 21~0~0 a magnitude dictated by the amplifier conkol signal 211, which is exclusively coupled to the power amplifier driver 307. In the prefelled embodiment, the power amplifier driver 307, responsive to the amplifier control signal 211, is capable of amplifying the RF
5 input signal 204 from a power level of about +8 dBm to a power level as high as about +17 dBm.
A power amplifier 309 is coupled to an output of the power amplifier driver 307 and forms a final stage of the amplifying circuitry 203. Upon receiving the R~; input signal 204, now 10 amplified, from the power amplifier driver 307, the power amplifier 309 additionally amplifies the RF input signal 204 to a power level as high as about +30 dBm. The power amplifier 309 is biased into operation via the application of the gate voltage signal 213. ~ the ~refelled embodiment, the power amplifier 309 is a gallium 15 arsenide FET that requires a negative biasing voltage between about OV and -5.4V for operation. The RF input signal 204, now having been amplified by the power amplifier driver 307 and the power amplifier 309 to a level suitable for tra~mi~sion via an antenna (such as antenna 105 of FIG. 1), is output from the amplifying 20 circuitry 203 in the form of the RF output signal 206. Prior to transmission, the RF output signal 206 may be filtered by a duplexing band-stop filter 311 of the RF output circuitry 207.
The output power control loop maintains the amount of power in the RF output signal 206 at a constant level by varying the 25 amplifier control signal 211, which directly controls the magnitude of amplification of the amplifying circuitry 203. As specified, the output power control loop consists of the detecting circuitry 215, the processor circuitry 219, and the integrating circuitry 217.
Coupled between the amplifying circuitry 203 and the RF
30 output circuitry 207 is the detecting circuitry 215 for detecting the power level of the RF output signal 206 prior to filtering by the RF
output circuitry 207. The detecting circuitry 215 includes a directional coupler 313. The directional coupler 313 includes an electromagnetic coupler which couples the RF output signal 206 to a 35 detector 315 without causing excessive loss to the RF output signal -lo- 21G07SO
206. The directional coupler 313 also includes a resistor and a diode for directing the coupled RF output signal 206 to the detector 315.
The detector 315, a low pass filter, effectively outputs the detected power output signal 216 having a voltage that collesponds to the 5 amount of power in the RF output signal 206. The detected power output signal 216 is then coupled to the integrating circuitry 217.
In order to maintain the amount of power in the RF output signal 206 at a constant level, the output power control loop is dependent on the processor circuitry 219 to provide the power 10 output control signal 218. The power output control signal 218, which is comprised of a voltage corlesponding to the amount of power that should be contained in the RF output signal 206, is produced by a microprocessor 317, such as a 68HC11 microcontroller available from Motorola, Inc., contained within the processor 15 circuitry 219. First, the microprocessor 317 determines which one of the plurality of predetermined power output levels the transmitter 107 should be operating at by discerning a power control instruction (not shown) sent by the fixed transceiver 101 (see FIG. 1).
Second, the microprocessor 317 accesses phasing values stored 20 in an associated memory 319 in order to set the voltage of the power output control signal 218. During the manufacture of the radiotelephone 103 phasing values are programmed into the memory 319. The stored phasing values typically consist of the plurality of predetermined power output levels. Each of the 25 plurality of predetermined power output levels are associated with an actual power value that defines the amount of power that should be contained in the RF output signal 206 after amplification in accordance with the particular predetermined power output level.
For example, 80(hex) could col.e~ond to 27.5 dBm. The 30 microprocessor 317 is able to retrieve the actual power value from among the phasing values stored in the memory 319 by referellcing the predetermined power output level with the power output level dictated by the power control instruction. The microprocessor 317 sets the voltage of the power output control signal 218 to correspond 35 to the retrieved actual power value.
-11- 2i~7~0 The power output control signal 218 output by the microprocessor 317 is passed through a first digital-to-analog (D/A) converter 321 prior to being coupled to the integrating circuitry 217.
The first digital-to-analog (D/A) converter 321 converts the digital 5 power output control signal 218 output by the microprocessor 317 into an analog power output control signal 218 that can be discerned by the integrating circuitry 217.
The integrating circuitry 217 controls the amount of power in the RF output signal 206 by varying the amplifier control signal 211 10 in response to the comparison of the detected power output signal 216 and the power output control signal 218. The integrating circuitry 217 includes an integrator 323 for comparing the detected power output signal 216 and the power output control signal 218.
The detected power output signal 216 and the power output control 15 signal 218 are coupled to the respective negative (-) and positive (+) inputs of the integrator 323. If the voltage of the detected power output signal 216 is less than the voltage of the power output control signal 218, the voltage at the output of the integrator 323 is increased. Conversely, if the voltage of the detected power output 20 signal 216 is greater than the voltage of the power output control signal 218, the voltage at the output of the integrator 323 is - decreased.
The integrating cireuitry 217 further includes a buffer 325 coupled between the output of the integrator 323 and the power 25 amplifier driver 307. The buffer 325 is primarily comprised of an npn transistor 327 and a p-channel enhancement mode MOSFET
(Metal Oxide Semiconductor Field Effect Transistor) 329. A resistor 331 couples the base of the npn transistor 327 to the output of the integrator 323. As the voltage at the output of the integrator 323 30 increases, such as when the detected power output signal 216 is less than the power output controi signal 218, the current flowing into the base of the npn transistor 327 increases causing the current flowing into the collector of the npn transistor 327 to increase. The - collector of the npn transistor 327 is coupled to the gate of the 35 MOSFET 329.
-12- 21607~0 When the current flowing into the collector of the npn transistor 327 increases, a voltage across a second resistor 333 coupling both the power source 209 and the source of the MOSFET
329 to the gate of the MOSFET 329 increases causing the MOSFET
5 329 to turn on. Upon turn on, a portion of the drain current of the MOSFET 329 comprising the amplifier control signal 211 flows to the power amplifier driver 307. The power amplifier driver 307 increases the magnitude of amplification of the amplifying circuitry 203 in accordance with the magnitude of the amplifier control signal 10 211. In addition, another portion of the drain current flows through a third resistor 335 and a fourth resistor 337 generating voltage on the emitter of the transistor 327 tending to turn off the transistor 327.
Alternatively, a decrease in the voltage at the output of the 15 integrator 323 causes the current flowing into the base of the npn transistor 327 to decrease. This, in turn, causes the current flowing into the collector of the npn transistor 327 to decrease further causing the voltage drop across the resistor 333 to decrease. The decrease in the voltage drop across the resistor 333 causes the 20 MOSFET 329 to turn off, reducing the amplifier control signal 211.
A reduction in the amplifier control signal causes the power amplifier driver 307 to reduce the magnitude of the amplification of the amplifying circuitry 203.
The gate bias control loop forces the amplifying circuitry 203 25 to operate as close to saturation as possible without inhibiting the output power control loop from maintaining the nec~ss2ry amount of power in the RF output signal 206. As previously mentioned, the amplifying circuitry 203 can be forced to function close to saturation by controlling the negative magnitude of the gate voltage signal 213 30 that supplies the gate of the gallium arsenide FET comprising the power amplifier 309. Because output power decreases as the amplifying circuitry 203 functions closer to saturation, the negative magnitude of the gate voltage signal 213 is dynamically increased or decreased to maintain the required amount of power in the RF
_ -13- 2160750 output signal 206 and maximize the efficiency of the amplifying circuitry 203.
The microprocessor 317 of the processor circuitry 219 further functions to dynamically increase or decrease the negative 5 magnitude of the gate voltage signal 213 in response to the voltage levels of the power source 209 and the amplifier control signal 211.
The voltage levels of both the power source 209 and the amplifier control signal 211 are coupled to the microprocessor 317 via respective analog-to-digital (A/D) conve~ 339 and 341 contained 10 in the processor circuitry 219. The analog-to-digital converters 339 and 341 translate the continuous, time-varying analog voltages of the power source 209 and the amplifier control signal 211 into discrete digital values discernible by the microprocessor 317.
The microprocessor 317 compares the voltage levels of the 15 power source 209 and the amplifier control signal 211 with respect to a predetermined value stored in the memory 319. If the voltage level of the power source 209 is within the predetermined value of the voltage level of the amplifier control signal 211, the microprocessor 317 determines that a decrease in the negative 20 magnitude of the amplifying circuitry 203 is necessAry to prevent the amplifying circuitry 203 from saturating. Alternatively, if the voltage level of the power source 209 is not within the predetermined value of the voltage level of the amplifier control signal 211, the microprocessor 317 determines that an increase in the 25 negative magnitude of the amplifying circuitry 203 may occur to force the amplifying circuitry 203 closer to saturation and thus improve the efficiency of the power amplifier 203.
The microprocessor 317 generates a digital signal corresponding to the previously determined increase or decrease in 30 the negative magnitude of the gate voltage signal 213. The digital signal is output to a second digital-to-analog (D/A) converter 343 of the processor circuitry 219. The digital-to-analog converter 343 converts the digital signal into a proportional positive analog voltage. The positive analog voltage is coupled to the negative 14- 2lS07~iO
input of an operational amplifier comprising an operational amplifier configuration 345.
The operational amplifier configuration 345 inverts an,d amplifies the positive analog voltage output by the digital-to-analog 5 converter 343. Inversion is necess~ry because the gallium arsenide FET comprising the power amplifier 309 of the amplifying circuitry 203 is biased into operation by a negative voltage applied to the gate thereof. The values of the resistors contained in the operational amplifier configuration 345 are chosen to amplify the voltage 10 generated by the microprocessor 317 to an a~ro~liate value for biasing the amplifying circuitry 203. The amplified negative analog voltage generated by the operational amplifier configuration 345 is output to the amplifying circuitry 203 as the gate voltage signal 213.
An alternate apparatus for generating the gate voltage signal 15 213 is shown in FIG. 4. FIG. 4 differs from FIG. 3 only with respect to the architecture and the function of the processor circuitry 219. The microprocessor 317 of FIG. 3 generates the voltage corresponding to the gate voltage signal 213 in response to a comparison of the amplifier control signal 341 and the power source 209 coupled 20 thereto. In FIG. 4, no such comparison is necess~ry; therefore, the processor circuitry 219 of FIG. 4 need not contain the first and second analog-to-digital converters 339 and 341 or the digital-to-analog converter 343 as a microprocessor 417 contained therein does not require inputs from the power source 209 and the amplifier control 25 signal 211. The gate voltage signal 213 is generated by an alternative operational amplifier configuration 445 in direct response to the changing voltage of the amplifier control signal 211 (of the output power control loop).
Although not indirectly generating the gate voltage signal 30 213, the microprocessor 417 couples a refeience voltage through a constant voltage source 443 and a resistor R1 to the negative (-) input of the operational amplifier comprising the operational amplifier configuration 445. In addition, a negative supply voltage 447, controlled by the microprocessor 417, biases the operational 35 amplifier configuration 445.
_ -15- 2160~50 The gate voltage signal 213 results from a comparison of the rererence voltage and the amplifier control signal 211 coupled to the positive (+) input of the operational amplifier comprising the operational amplifier configuration 445. A feedback loop col"~lised 5 of a resistor R2 is coupled between the output of the operational amplifier and the negative input of the operational amplifier. A
resistor divider co"l~,ised of resistor R3, also coupled to the positive input of the operational amplifier, and resistor R4, coupled between the positive input of the operational amplifier and ground.
10 As a result, when the output power control loop forces the amplifier control signal 211 to go high so as to increase the amount of power in the RF output signal 206, the gate voltage signal 213 at the output of the operational amplifier becom~.~ less negative to prevent saturation of the amplifying circuitry 203 and make it less difficult 15 for the amplifying circuitry to maintain a constant amount of power in the RF output signal 206. Alternatively, when the output power control loop causes the voltage of the amplifier control signal 211 to go low so as to decrease the amount of power in the RF output signal 206, the gate voltage signal 213 at the output of the 20 operational amplifier becomes more negative to force the amplifying circuitry 203 closer to saturation and increase efficiency.
In the preferred embodiment, the alternative operational amplifier configuration 445 is modeled by the following equation (where Vgate refers to the voltage of the gate voltage signal 213 25 VControl refers to the voltage of the amplifier control signal 211, and Vref refers to the voltage of the voltage re~rence provided by the microprocessor 417):
V = vconlrol X R4 R2 X V~Cf + VcO~rO/ X R4 x R2 garc R3 + R4 Rl Rl x (R3 + R4) Substituting values for the resistors, R1=R2=R3=lOK ohms and R4=lK ohms, and the voltage rerele,lce, Vref = 4.75V, results in the - following equation:
Vga~ = VCO~rO~ X [0. l 82]--4.75.
Therefore, by making the gate voltage signal 213 dependent on the amplifier control signal 211 in accordance with the aforementioned 5 equation, the amplifying circuitry 203 is able to achieve increased efficiency while maintaining the amount of power in the RF output signal 206 at a constant level.
Experimentation has shown that by dynamically varying the gate voltage signal 213 of the amplifying circuitry 203 in the 10 aforementioned manner results in increased current savings. By dynamically varying the gate voltage signal 213, as opposed to merely setting the gate voltage signal to a constant value in accordance with the prior art, measurements of current drain at ten spots across the transmit band reveal an average savings of 15 approximately 19.2 mA when the gate voltage signal 213 was adjusted to its most negative value while the amount of power in the RF output signal 206 was maintained at a constant value.
Although FIGs. 3 and 4 illustrate coupling the dynamically varying gate voltage signal 213 only to the power amplifier 309, it 20 should be noted that the gate voltages of additional amplifier stages could also be independently dynamically varied in the aforementioned manner for increased efficiency. For example, with respect to FIG. 3, the microprocessor 317 could generate and couple an additional gate voltage through an additional digital-to-analog 25 converter and operational amplifier configuration to the gate of the power amplifier driver 307. With respect to FIG. 4, the variable gate voltage of the power amplifier driver 307 could be generated from a simil~r alternate operational amplifier configuration comprised of appropriately-valued resistors having the amplifier control signal 30 211 and a voltage referellce coupled to the inputs thereof.
The aforementioned efficiency may be achieved by employing a ~refelled algoli~ illustrated in the flow chart of FIG. 5. The algorithm may be stored in, and executed by, the processor circuitry 219. After initiating the algorithm at step 501, the processor circuitry 17- 21&07S0 219 sets the gate voltage signal 213 and the gate voltage of the amplifying circuitry 203 to a nominal voltage such as -4V at step 503.
Next, at step 505 the processor circuitry 219 determines if the transmitter 107 is keyed or, in effect, prepared for transmitting. Step 5 505 is repeated until the transmitter 107 is keyed.
Once the transmitter 107 is determined to be keyed at step 505, the processor circuitry 219 determines whether or not to increase or decrease the gate voltage of the amplifying circuitry 203 so as to increase efficiency. At step 507, the processor circuitry 219 10 determines whether or not the difference between the voltage of the power source 209, VB+, and the amplifier control voltag 211 ("CONTROL VOLTAGE") is within a predetermined range. In the ~re~led embodiment, the predetermined range is 0.2V, which corresponds to the minimum voltage drop across the FET transistor 15 329 included in the integrating circuitry 217 (see FIG. 3). If the difference between VB+ and CONTROL VOLTAGE is less than or equal to 0.2V, the gate voltage signal 213 ("GATE VOLTAGE") is increased or made less negative at step 509. In the preferred embodiment, GATE VOLTAGE is increased by 1 or more D/A steps 20 depending on the exact implementation of the algorill~l-. A larger D/A step will cause faster convergence towards the saturation of the amplifying circuitry 203, while a smaller D/A step will provide greater resolution. This l~revents the amplifying circuitry 203 from operating too close to saturation while attempting to increase, or 25 maintain an increased level of, the amount power in the RF output signal 206.
If the difference between VB+ and CONTROL VOLTAGE is greater than 0.2V, the processor circuitry 219 proceeds to decrease, or make more negative, GATE VOLTAGE forcing the amplifying 30 circuitry 203 to run closer to saturation and, thus, increasing the efficiency of the amplifying circuitry 203. However, prior to decreasing GATE VOLTAGE, the processor circuitry 219 determines if GATE VOLTAGE is already too close to the negative supply minimum voltage at step 511. In the preferred embodiment, the 35 negative supply has a rail, or minimum, of just below -5.4V. This -18- 2l~ia7!~io -value may be adjusted depending on the particular negative power supply circuitry used. If GATE VOLTAGE is too close, the processor circuitry 219 returns to step 507. If GATE VOLTAGE is not too close to the negative supply minimurn voltage, GATE VOLTAGE is 5 decreased or made more negative at step 513.
After increasing or decreasing GATE VOLTAGE, the processor circuitry 219 once again determines whether or not the tran~mitter 107 is keyed at step 515. If the transmitter 107 is determined to be keyed, the processor circuitry 219 returns to step 10 507. If the transmitter 107 is not keyed, the processor circuitry 219 returns to step 503.
FIG. 6 illustrates a transmitter control algorithm that may employ the efficiency algolilhl" of FIG. 5. The transmitter control algoliLhnl of FIG. 6 may be employed by the processor circuitry 219 15 of FIG. 2, so as to direct the operation of the transmitter 107. Upon turn-on (of the radiotelephone 103) at step 601, the processor circuitry 219 determines if a transmitter prekey is enabled at step 603.
The prekey, which was previously discussed in conjunction with FIG. 4, is a voltage provided by the processor circuitry 219 to provide 20 initial biasing of the amplifier circuitry 203. Until the prekey is enabled, the processor circuitry 219 will not proceed to the next instruction block of the algorithm.
Once the prekey is enabled, the processor circuitry 219 proceeds to step 605 and places the amplifier circuitry 203 into a 25 forward isolation mode. The forward isolation mode increases the attenuation of the RF input signal 204 through the amplifier circuitry 203 by setting the gate voltage signal signal 213 to a value near 0V.
The processor circuitry 219 then proceeds to determine if the 30 transmitter 107 is keyed at step 607. If the transmitter 107 is not keyed, the processor circuitry 219 returns to step 605. If the transmitter 107 is determined to be keyed, the processor circuitry 219 proceeds to step 609 to determine if a power boost is nec~s~ry.
If the radiotelephone 103 struggles to maintain 35 communication with the transceiver 101 (see FIG. 1) due to lack of -19- 21607~() proximity therewith or obstruction by natural or manmade structures positioned therebetween, the processor circuitry 219 may control the transmitter 107 to boost power. For example, when the cellular radiotelephone 103 is operating at, or outside of, the - ~
5 bolmdary of coverage of the transceiver 101 (which has no bordering transceiver), the radiotelephone 103 may momentarily boost power above the largest one of the plurality of the predetermined power output levels to maintain communication with the transceiver 101.
When such conditions occur, the processor circuitry 219 proceeds to 10 step 611 and enters the power boost mode.
The power boost mode of step 611 causes a momentary increase in the amount of power in the RF output signal 206. This is accomplished through an increase of the power output control signal 218 by the processor circuitry 219, which, in turn, causes an 15 increase in both the amplifier control signal 211 and the amplification of the amplifying circuitry 203. Because the power - boost mode consumes a large amount of power, it is ~ref~lled that the power boost only occur for a short duration. Upon completion of the power boost, the processor circuitry 219 proceeds to step 609 to 20 determine if the radio is still in power boost mode.
If power boost mode is no longer ~ecessAry, the processor circuitry 219 proceeds to step 613 and initiates the efficiency mode.
The efficiency mode of step 613 is disclosed in the aforementioned algorithm of FIG. 5 and, thus, will not be reiterated here. Upon 25 exiting from the efficiency mode of step 613, the processor circuitry 219 proceeds to step 615 and determines if the transmitter 107 is de-keyed. If not, the processor circuitry 219 returns to step 613 and re-initiates the efficiency mode. If the transmitter 107 is de-keyed, the processor circuitry 219 returns to step 603 to wait for enabling of the 30 prekey.
In summary, the present invention provides a method and apparatus for increasing amplifier efficiency in the radiotelephone - 103. By increasing the negative magnitude of the gate voltage of the gallium arsenide FET comprising the amplifying circuitry so that 35 the amplifying circuitry operates closer to saturation, current savings can be re~li7.e.1. However, because the amplifying circuitry must maintain the amount of power that it outputs at a constant level and operating the amplifier circuitry close to saturation.
reduces the amount of power that it outputs, the gate voltage must 5 be dyr~mic~lly varied so as to permit constant output power.
Therefore, by utilizing a gate bias control loop, which varies the negative magnitude of the gate voltage, that is subservient to an output power control loop, which functions to maintain constant amplifier output power, the gate voltage can be dynamically varied 10 to its most negative value while constant amplifier output power can be maintained.
Claims (10)
1. A transmitter containing, inter alia, amplifying circuitry for amplifying an input signal into an amplified output signal and control circuitry for controlling the amplifying circuitry, the amplifying circuitry coupled to a power source and having a first, a second, and a third input, an output, a saturation point, an amplification magnitude responsive to an amplifier control signal, and a gate bias responsive to a gate voltage signal, the input signal coupled to a first input of the amplifying circuitry, the amplifier control signal coupled to a second input of the amplifying circuitry, the gate voltage signal coupled to a third input of the amplifying circuitry, the amplified output signal having an output power level and coupled to an output of the amplifying circuitry, the control circuitry comprising:
detecting circuitry for detecting the output power level of the amplified output signal, said detecting circuitry coupled to the output of the amplifying circuitry;
integrating circuitry, responsive to said detecting circuitry, for generating the amplifier control signal for setting the amplification magnitude of the amplifying circuitry so that the output power level of the amplified output signal remains at a constant level, said integrating circuitry coupled to an output of said detecting circuitry and coupled to the second input of the amplifying circuitry; and processor circuitry for dynamically varying the gate voltage to its largest operative magnitude causing the amplifying circuitry to function at or near the saturation point for increased efficiency, said processor circuitry coupled to said integrating circuitry, the third input of the amplifying circuitry, and to the voltage source.
detecting circuitry for detecting the output power level of the amplified output signal, said detecting circuitry coupled to the output of the amplifying circuitry;
integrating circuitry, responsive to said detecting circuitry, for generating the amplifier control signal for setting the amplification magnitude of the amplifying circuitry so that the output power level of the amplified output signal remains at a constant level, said integrating circuitry coupled to an output of said detecting circuitry and coupled to the second input of the amplifying circuitry; and processor circuitry for dynamically varying the gate voltage to its largest operative magnitude causing the amplifying circuitry to function at or near the saturation point for increased efficiency, said processor circuitry coupled to said integrating circuitry, the third input of the amplifying circuitry, and to the voltage source.
2. A transmitter in accordance with claim 1 wherein said integrating circuitry is further coupled to said processor circuitry such that the amplifier control signal generated by said integrating circuitry consists of an integration of the power level of the amplified output signal and a power output control signal provided by said processor circuitry.
3. A transmitter in accordance with claim 1 wherein the amplifier control signal is further coupled to said processor circuitry for determining whether the amplifying circuitry is operating near the saturation point.
4. A transmitter in accordance with claim 3 wherein determining whether the amplifying circuitry is operating near the saturation point further comprises comparing the difference between the power source and the amplifier control signal to a predetermined value.
5. A transmitter in accordance with claim 3 wherein said processor circuitry increases or decreases the gate voltage signal in response to the determination of whether the amplifying circuitry is operating near the saturation point.
6. A transmitter in accordance with claim 1 wherein said processor circuitry further includes an operational amplifier configuration for inverting the gate voltage signal.
7. A method of controlling amplifying circuitry, the amplifying circuitry coupled to a power source and having a first, a second, and a third input, an output, a saturation point, a gate bias responsive to a gate voltage signal, and amplifying an input signal responsive to an amplifier control signal into an amplified output signal, the input signal coupled to the first input of the amplifying circuitry, the amplifier control signal coupled to the second input of the amplifying circuitry, the gate voltage coupled to the third input of the amplifying circuitry, the amplified output signal coupled to the output of the amplifying circuitry, the method of controlling the amplifying circuitry comprising the steps of:
(a) detecting the power level of the amplified output signal and generating a detected output power level signal;
(b) integrating the detected output power level signal and a power level control signal into the amplifier control signal;
(c) generating the amplifier control signal so that the amplified output signal remains constant; and (d) dynamically varying the gate voltage signal to a most negative operative magnitude such that the amplifying circuitry functions at or near the saturation point for increased efficiency.
(a) detecting the power level of the amplified output signal and generating a detected output power level signal;
(b) integrating the detected output power level signal and a power level control signal into the amplifier control signal;
(c) generating the amplifier control signal so that the amplified output signal remains constant; and (d) dynamically varying the gate voltage signal to a most negative operative magnitude such that the amplifying circuitry functions at or near the saturation point for increased efficiency.
8. A method of controlling amplifying circuitry in accordance with claim 7 wherein said step (d) of dynamically varying is preceded by the steps of:
determining if the saturation point of the amplifying circuitry has been reached by comparing the amplifier control signal to the power source;
increasing, responsive to determining that the saturation point has been reached, the gate voltage signal by a first predetermined increment; and decreasing, responsive to determining that the saturation point has not been reached, the gate voltage signal by a second predetermined increment.
determining if the saturation point of the amplifying circuitry has been reached by comparing the amplifier control signal to the power source;
increasing, responsive to determining that the saturation point has been reached, the gate voltage signal by a first predetermined increment; and decreasing, responsive to determining that the saturation point has not been reached, the gate voltage signal by a second predetermined increment.
9. A method of controlling amplifying circuitry in accordance with claim 8 wherein said step of decreasing is preceded by the step of:
determining if the gate voltage is less than a predetermined value.
determining if the gate voltage is less than a predetermined value.
10. A method of controlling amplifying circuitry of an RF
communication device, the amplifying circuitry coupled to a power source and having a first and a second input, an output, a saturation point, a gate bias responsive to a gate voltage signal, and amplifying an input signal into an amplified output signal having one of a plurality of power levels, the input signal coupled to the first input of the amplifying circuitry, the gate voltage signal coupled to the third input of the amplifying circuitry, the amplified output signal coupled to the output of the amplifying circuitry, the method of controlling the amplifying circuitry comprising the steps of:
(a) causing the amplifying circuitry to attenuate in a forward isolation mode;
(b) boosting the amplifying circuitry, when the RF
communication device is outside of a range of normal communications, such that the amplified output signal has a power level greater than the plurality of power levels to maintain communication; and (c) dynamically varying the gate voltage signal, when the RF
communication device is functioning within the range of normal communications, for operating the amplifying circuitry as close to the saturation point as possible without preventing the amplifying circuitry from maintaining the amplified output signal a preferred one of the plurality of power levels.
communication device, the amplifying circuitry coupled to a power source and having a first and a second input, an output, a saturation point, a gate bias responsive to a gate voltage signal, and amplifying an input signal into an amplified output signal having one of a plurality of power levels, the input signal coupled to the first input of the amplifying circuitry, the gate voltage signal coupled to the third input of the amplifying circuitry, the amplified output signal coupled to the output of the amplifying circuitry, the method of controlling the amplifying circuitry comprising the steps of:
(a) causing the amplifying circuitry to attenuate in a forward isolation mode;
(b) boosting the amplifying circuitry, when the RF
communication device is outside of a range of normal communications, such that the amplified output signal has a power level greater than the plurality of power levels to maintain communication; and (c) dynamically varying the gate voltage signal, when the RF
communication device is functioning within the range of normal communications, for operating the amplifying circuitry as close to the saturation point as possible without preventing the amplifying circuitry from maintaining the amplified output signal a preferred one of the plurality of power levels.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/332,968 | 1994-11-01 | ||
| US08/332,968 US5589796A (en) | 1994-11-01 | 1994-11-01 | Method and apparatus for increasing amplifier efficiency |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2160750A1 CA2160750A1 (en) | 1996-05-02 |
| CA2160750C true CA2160750C (en) | 1999-04-20 |
Family
ID=23300669
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002160750A Expired - Fee Related CA2160750C (en) | 1994-11-01 | 1995-10-17 | Method and apparatus for increasing amplifier efficiency |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US5589796A (en) |
| JP (1) | JPH08316743A (en) |
| CN (1) | CN1074609C (en) |
| BR (1) | BR9505070A (en) |
| CA (1) | CA2160750C (en) |
| FR (1) | FR2726410B1 (en) |
| GB (1) | GB2294833B (en) |
| IT (1) | IT1280698B1 (en) |
| MX (1) | MX9504610A (en) |
Families Citing this family (65)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5920596A (en) * | 1995-01-31 | 1999-07-06 | Motorola, Inc. | Apparatus for amplifying a signal using a digital processor |
| US5673001A (en) * | 1995-06-07 | 1997-09-30 | Motorola, Inc. | Method and apparatus for amplifying a signal |
| JPH09200021A (en) * | 1996-01-22 | 1997-07-31 | Mitsubishi Electric Corp | Integrated circuit |
| US5724005A (en) * | 1996-04-25 | 1998-03-03 | Lucent Technologies Inc. | Linear power amplifier with automatic gate/base bias control for optimum efficiency |
| GB2316561B (en) * | 1996-08-22 | 2001-01-03 | Motorola Ltd | Improved power amplifier and related method |
| US5948052A (en) * | 1997-04-17 | 1999-09-07 | Motorola, Inc. | Apparatus using a logarithm based processor and an audio amplifier |
| US5961579A (en) * | 1997-04-17 | 1999-10-05 | Motorola, Inc. | Apparatus using a logarithm based processor |
| WO1998056106A2 (en) * | 1997-06-02 | 1998-12-10 | Audiological Engineering Corporation | Method and apparatus for improving classroom amplification systems and other rf-type amplification systems |
| JPH1117478A (en) * | 1997-06-27 | 1999-01-22 | Matsushita Electric Ind Co Ltd | Power amplifier |
| US6025753A (en) * | 1997-07-11 | 2000-02-15 | Motorola, Inc. | Method and apparatus for amplifying a signal |
| GB2329087A (en) * | 1997-09-08 | 1999-03-10 | Motorola Inc | Improving the efficiency of a transmitter amplifier by controlling an amplifier voltage using a voltage conditioner such as a switched mode converter |
| FR2769436B1 (en) * | 1997-10-02 | 1999-10-29 | Alsthom Cge Alcatel | TRANSMITTER FOR RADIOTELEPHONE TERMINAL AND CORRESPONDING TERMINAL |
| US6049704A (en) * | 1997-12-10 | 2000-04-11 | Motorola, Inc. | Apparatus for amplifying an RF signal |
| US6223056B1 (en) * | 1997-12-31 | 2001-04-24 | Samsung Electronics Co., Ltd. | Systems and methods for dynamically controlling a variable power amplifier |
| US6259901B1 (en) | 1998-07-03 | 2001-07-10 | Mobile Communications Tokyo Inc. | Radio-frequency power amplifier of mobile communication equipment |
| JP3587346B2 (en) * | 1998-08-07 | 2004-11-10 | 松下電器産業株式会社 | Wireless communication device and transmission power control method in wireless communication device |
| US6173056B1 (en) * | 1998-08-25 | 2001-01-09 | Ericsson Inc. | Methods for adjusting audio signals responsive to changes in a power supply level and related communications devices |
| US6430402B1 (en) * | 1998-09-14 | 2002-08-06 | Conexant Systems, Inc. | Power amplifier saturation prevention method, apparatus, and communication system incorporating the same |
| US6466772B1 (en) * | 1998-09-25 | 2002-10-15 | Skyworks Solutions, Inc. | Apparatus and method for improving power control loop linearity |
| US6259318B1 (en) * | 1999-05-28 | 2001-07-10 | Motorola, Inc. | Method for extending the liner range of an amplifier |
| US6160449A (en) * | 1999-07-22 | 2000-12-12 | Motorola, Inc. | Power amplifying circuit with load adjust for control of adjacent and alternate channel power |
| US6166598A (en) * | 1999-07-22 | 2000-12-26 | Motorola, Inc. | Power amplifying circuit with supply adjust to control adjacent and alternate channel power |
| US6349216B1 (en) | 1999-07-22 | 2002-02-19 | Motorola, Inc. | Load envelope following amplifier system |
| US6438360B1 (en) | 1999-07-22 | 2002-08-20 | Motorola, Inc. | Amplifier system with load control to produce an amplitude envelope |
| US6396350B2 (en) | 2000-02-09 | 2002-05-28 | Paradigm Wireless Systems, Inc. | Power booster method and apparatus for improving the performance of radio frequency linear power amplifiers |
| US6625238B2 (en) | 2000-03-29 | 2003-09-23 | Sony Corporation | Low power and high linearity receivers with reactively biased front ends |
| US6668028B1 (en) | 2000-03-29 | 2003-12-23 | Sony Corporation | Low-power CDMA receiver |
| US6351189B1 (en) * | 2000-07-31 | 2002-02-26 | Nokia Networks Oy | System and method for auto-bias of an amplifier |
| US7058360B1 (en) * | 2001-02-08 | 2006-06-06 | National Semiconductor Corporation | Method and system for stabilizing the performance variation of a radio frequency device |
| US6404284B1 (en) | 2001-04-19 | 2002-06-11 | Anadigics, Inc. | Amplifier bias adjustment circuit to maintain high-output third-order intermodulation distortion performance |
| FR2826205B1 (en) * | 2001-06-13 | 2003-12-05 | Matra Nortel Communications | METHOD FOR MODULATING THE AMPLITUDE OF A RADIO FREQUENCY SIGNAL, AND DEVICE FOR IMPLEMENTING SAME |
| US7061993B2 (en) * | 2001-08-29 | 2006-06-13 | Sony Corporation | CDMA receiver architecture for lower bypass switch point |
| US6687491B2 (en) * | 2002-01-18 | 2004-02-03 | Sony Corporation | Direct conversion of low power high linearity receiver |
| GB2427772B (en) * | 2002-09-26 | 2007-04-11 | Qualcomm Inc | A transmitter |
| US6950636B2 (en) * | 2002-12-06 | 2005-09-27 | Skyworks Solutions, Inc. | Power amplifier control driver having over-current protection and linear control |
| US7518759B2 (en) * | 2003-04-22 | 2009-04-14 | Xerox Corporation | Readout system for a CMOS-based image sensor array |
| US7342955B2 (en) | 2003-04-23 | 2008-03-11 | Motorola Inc | Apparatus and method for mobile communication device transmission |
| US8624678B2 (en) | 2010-12-05 | 2014-01-07 | Rf Micro Devices (Cayman Islands), Ltd. | Output stage of a power amplifier having a switched-bulk biasing and adaptive biasing |
| WO2004110078A2 (en) * | 2003-05-30 | 2004-12-16 | Efficient Channel Coding, Inc. | Receiver based saturation estimator |
| EP1528671B1 (en) * | 2003-10-31 | 2006-08-30 | Freescale Semiconductor, Inc. | Power amplifier saturation detection and operation at maximum power |
| JP2005229268A (en) | 2004-02-12 | 2005-08-25 | Renesas Technology Corp | High frequency power amplifier circuit and radio communication system |
| US7672637B2 (en) * | 2005-03-01 | 2010-03-02 | Audiological Engineering Corp. | Method and system for delivering from a loudspeaker into a venue |
| US7477102B1 (en) * | 2006-03-17 | 2009-01-13 | Hrl Laboratories, Llc | High efficiency linear microwave power amplifier |
| US8331882B1 (en) | 2007-06-22 | 2012-12-11 | Panasonic Corporation | VSWR normalizing envelope modulator |
| US7551034B2 (en) * | 2007-06-25 | 2009-06-23 | Infineon Technologies Ag | Saturation handling |
| US7554395B1 (en) * | 2007-06-28 | 2009-06-30 | Panasonic Corporation | Automatic low battery compensation scaling across multiple power amplifier stages |
| KR101537427B1 (en) * | 2007-07-05 | 2015-07-22 | 스카이워크스 솔루션즈, 인코포레이티드 | Systems and methods for saturation detection and correction in a power control loop |
| US7702300B1 (en) | 2007-07-12 | 2010-04-20 | Panasonic Corporation | Envelope modulator saturation detection using a DC-DC converter |
| CN101114860B (en) | 2007-08-17 | 2011-04-06 | 华为技术有限公司 | Method and device for controlling power amplification |
| US8552803B2 (en) * | 2007-12-18 | 2013-10-08 | Qualcomm Incorporated | Amplifier with dynamic bias |
| US8300813B1 (en) * | 2008-02-02 | 2012-10-30 | The Boeing Company | Secure information transfer based on global position |
| JP2010011158A (en) * | 2008-06-27 | 2010-01-14 | Fujifilm Corp | Detection element |
| US7907008B2 (en) * | 2008-12-30 | 2011-03-15 | Intel Corporation | Dynamic signal contamination suppression |
| CN101567664B (en) * | 2009-06-05 | 2011-04-20 | 武汉虹信通信技术有限责任公司 | Method for improving efficiency of power amplifier by self-adaptively adjusting grid-voltage value |
| JP5383437B2 (en) * | 2009-11-04 | 2014-01-08 | 三菱電機株式会社 | Amplification equipment |
| US8666337B2 (en) * | 2010-03-05 | 2014-03-04 | Skyworks Solutions, Inc. | System and method for power amplifier control saturation detection and correction |
| US8644777B2 (en) | 2010-05-07 | 2014-02-04 | Skyworks Solutions, Inc. | System and method for power amplifier over-voltage protection |
| US8138831B2 (en) * | 2010-05-28 | 2012-03-20 | Hewlett-Packard Development Company, L.P. | Low noise amplifier |
| US8766724B2 (en) | 2010-12-05 | 2014-07-01 | Rf Micro Devices (Cayman Islands), Ltd. | Apparatus and method for sensing and converting radio frequency to direct current |
| US8604873B2 (en) | 2010-12-05 | 2013-12-10 | Rf Micro Devices (Cayman Islands), Ltd. | Ground partitioned power amplifier for stable operation |
| US8629725B2 (en) | 2010-12-05 | 2014-01-14 | Rf Micro Devices (Cayman Islands), Ltd. | Power amplifier having a nonlinear output capacitance equalization |
| CN103235629B (en) * | 2012-03-30 | 2014-12-17 | 上海拜安实业有限公司 | Circuit structure capable of realizing automatic regulation and control of output power and corresponding method |
| US8843083B2 (en) | 2012-07-09 | 2014-09-23 | Rf Micro Devices (Cayman Islands), Ltd. | CMOS switching circuitry of a transmitter module |
| US8731490B2 (en) | 2012-07-27 | 2014-05-20 | Rf Micro Devices (Cayman Islands), Ltd. | Methods and circuits for detuning a filter and matching network at the output of a power amplifier |
| CN103248328B (en) * | 2013-05-15 | 2017-05-24 | 海能达通信股份有限公司 | Power amplifier and utilization method |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4442408A (en) * | 1982-05-13 | 1984-04-10 | International Business Machines Corporation | Differential amplifier with auto bias adjust |
| FI80815C (en) * | 1988-09-13 | 1990-07-10 | Nokia Mobira Oy | Linearization of a gain in an RF amplifier |
| GB8828635D0 (en) * | 1988-12-08 | 1989-01-11 | Hewlett Packard Co | Rf amplifier bias circuit |
| JP2609310B2 (en) * | 1988-12-22 | 1997-05-14 | 株式会社日立製作所 | Transmission circuit |
| JPH0752849B2 (en) * | 1989-01-26 | 1995-06-05 | 日本電気株式会社 | Transmission circuit |
| US4924191A (en) * | 1989-04-18 | 1990-05-08 | Erbtec Engineering, Inc. | Amplifier having digital bias control apparatus |
| US5060294A (en) * | 1990-07-05 | 1991-10-22 | Motorola, Inc. | Dual mode power amplifier for radiotelephone |
| JPH0466826U (en) * | 1990-10-16 | 1992-06-12 | ||
| JP3033623B2 (en) * | 1990-11-30 | 2000-04-17 | 日本電気株式会社 | Gate bias control circuit and amplifier |
| EP0563125A4 (en) * | 1990-12-17 | 1997-02-26 | Motorola Inc | Dynamically biased amplifier |
| US5278994A (en) * | 1991-06-03 | 1994-01-11 | Motorola, Inc. | Power amplifier saturation detection and correction method and apparatus |
| JP3365428B2 (en) * | 1992-12-09 | 2003-01-14 | ソニー株式会社 | Bias control circuit of high frequency power amplifier |
| JPH06260864A (en) * | 1993-03-08 | 1994-09-16 | Matsushita Electric Ind Co Ltd | Transmission output amplifier |
| US5432473A (en) * | 1993-07-14 | 1995-07-11 | Nokia Mobile Phones, Limited | Dual mode amplifier with bias control |
| US5426641A (en) * | 1994-01-28 | 1995-06-20 | Bell Communications Research, Inc. | Adaptive class AB amplifier for TDMA wireless communications systems |
| US5452473A (en) * | 1994-02-28 | 1995-09-19 | Qualcomm Incorporated | Reverse link, transmit power correction and limitation in a radiotelephone system |
-
1994
- 1994-11-01 US US08/332,968 patent/US5589796A/en not_active Expired - Lifetime
-
1995
- 1995-10-17 CA CA002160750A patent/CA2160750C/en not_active Expired - Fee Related
- 1995-10-26 GB GB9522038A patent/GB2294833B/en not_active Expired - Lifetime
- 1995-10-27 FR FR9512690A patent/FR2726410B1/en not_active Expired - Lifetime
- 1995-10-30 IT IT95RM000714A patent/IT1280698B1/en active IP Right Grant
- 1995-10-30 JP JP7303396A patent/JPH08316743A/en active Pending
- 1995-10-31 CN CN95118135A patent/CN1074609C/en not_active Expired - Lifetime
- 1995-11-01 BR BR9505070A patent/BR9505070A/en not_active IP Right Cessation
- 1995-11-01 MX MX9504610A patent/MX9504610A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| FR2726410A1 (en) | 1996-05-03 |
| GB9522038D0 (en) | 1996-01-03 |
| CA2160750A1 (en) | 1996-05-02 |
| CN1074609C (en) | 2001-11-07 |
| FR2726410B1 (en) | 1998-01-30 |
| ITRM950714A1 (en) | 1997-04-30 |
| CN1128916A (en) | 1996-08-14 |
| BR9505070A (en) | 1997-10-14 |
| ITRM950714A0 (en) | 1995-10-30 |
| MX9504610A (en) | 1997-05-31 |
| US5589796A (en) | 1996-12-31 |
| GB2294833A (en) | 1996-05-08 |
| JPH08316743A (en) | 1996-11-29 |
| GB2294833B (en) | 1999-07-21 |
| IT1280698B1 (en) | 1998-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2160750C (en) | Method and apparatus for increasing amplifier efficiency | |
| US6020787A (en) | Method and apparatus for amplifying a signal | |
| US7551032B2 (en) | Method and apparatus for controlling the output power of a power amplifier | |
| US4709404A (en) | Battery-powered radio communication apparatus capable of prolonging the communicable state thereof | |
| US7078975B2 (en) | Power amplifier module | |
| US6025753A (en) | Method and apparatus for amplifying a signal | |
| JP2001237722A (en) | Adjustment circuit device for transmission power | |
| US20040227577A1 (en) | Adaptive bias circuit for a power amplifier | |
| US5373251A (en) | Transmission output amplifier | |
| US6002922A (en) | Method and apparatus for detecting communication signals | |
| JPH09121125A (en) | Bias current control circuit for amplifier | |
| US7259629B2 (en) | Variable gain amplifier with improved control characteristics linearity | |
| JPH07170202A (en) | Transmission circuit | |
| US5210508A (en) | High-frequency amplifier of a radio transmitter | |
| KR100293367B1 (en) | Control circuit and control method for mobile station transmission power in mobile communication system | |
| EP1484839B1 (en) | System and method for controlling power amplification in mobile terminals | |
| KR100271963B1 (en) | An automatic level control apparatus | |
| JP2002171177A (en) | Control method and circuit for validating power amplifier by htb technology in transmitter of zero intermediate frequency | |
| JP2002280853A (en) | Apc circuit for high frequency power amplifier | |
| JP3002018U (en) | APC circuit | |
| JPS61210726A (en) | Output power control device for transmitter | |
| KR20010073616A (en) | Method for contorling bias of active devices in accordance with receiving power in mobile wireless phone | |
| KR20030073386A (en) | Power amplifier module | |
| JP2000059252A (en) | Automatic gain controller | |
| KR20050017981A (en) | Power amplifier control circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |