CA2119151A1 - Apparatus for automatic initiation of data transmission - Google Patents
Apparatus for automatic initiation of data transmissionInfo
- Publication number
- CA2119151A1 CA2119151A1 CA002119151A CA2119151A CA2119151A1 CA 2119151 A1 CA2119151 A1 CA 2119151A1 CA 002119151 A CA002119151 A CA 002119151A CA 2119151 A CA2119151 A CA 2119151A CA 2119151 A1 CA2119151 A1 CA 2119151A1
- Authority
- CA
- Canada
- Prior art keywords
- data
- frame
- transmit buffer
- buffer
- threshold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9063—Intermediate storage in different physical parts of a node or terminal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
- G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/22—Traffic shaping
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9031—Wraparound memory, e.g. overrun or underrun detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9063—Intermediate storage in different physical parts of a node or terminal
- H04L49/9068—Intermediate storage in different physical parts of a node or terminal in the network interface card
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9063—Intermediate storage in different physical parts of a node or terminal
- H04L49/9068—Intermediate storage in different physical parts of a node or terminal in the network interface card
- H04L49/9073—Early interruption upon arrival of a fraction of a packet
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9063—Intermediate storage in different physical parts of a node or terminal
- H04L49/9078—Intermediate storage in different physical parts of a node or terminal using an external memory or storage device
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0805—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability
- H04L43/0817—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability by checking functioning
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Communication Control (AREA)
- Computer And Data Communications (AREA)
- Information Transfer Systems (AREA)
- Selective Calling Equipment (AREA)
- Arrangements For Transmission Of Measured Signals (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Early initiation of transmission of data in a network interface that includes a dedicated transmit buffer is provided in a system which includes logic for transferring frames of data composed by the host computer into the transmit buffer. The amount of data of a frame which is downloaded by the host to the transmit buffer is monitored to make a threshold determination of an amount of data of the frame resident in the transmit data buffer. The network interface controller includes logic for initiating transmission of the frame when the threshold determination indicates that a sufficient portion of the frame is resident in the transmit buffer, and prior to transfer of all of the data of the frame into the transmit buffer. The monitoring logic includes a threshold store, which is programmable by the host computer for storing a threshold value. Thus, the threshold value may be set by the host system to optimize performance in a given setting.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/920,893 | 1992-07-28 | ||
US07/920,893 US5434872A (en) | 1992-07-28 | 1992-07-28 | Apparatus for automatic initiation of data transmission |
PCT/US1993/007060 WO1994002891A1 (en) | 1992-07-28 | 1993-07-27 | Apparatus for automatic initiation of data transmission |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2119151A1 true CA2119151A1 (en) | 1994-02-03 |
CA2119151C CA2119151C (en) | 2001-05-01 |
Family
ID=25444577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002119151A Expired - Lifetime CA2119151C (en) | 1992-07-28 | 1993-07-27 | Apparatus for automatic initiation of data transmission |
Country Status (6)
Country | Link |
---|---|
US (2) | US5434872A (en) |
EP (1) | EP0606466A1 (en) |
JP (2) | JP3863912B2 (en) |
AU (1) | AU666769B2 (en) |
CA (1) | CA2119151C (en) |
WO (1) | WO1994002891A1 (en) |
Families Citing this family (105)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5412782A (en) | 1992-07-02 | 1995-05-02 | 3Com Corporation | Programmed I/O ethernet adapter with early interrupts for accelerating data transfer |
US5434872A (en) * | 1992-07-28 | 1995-07-18 | 3Com Corporation | Apparatus for automatic initiation of data transmission |
US6018771A (en) * | 1992-11-25 | 2000-01-25 | Digital Equipment Corporation | Dynamic assignment of multicast network addresses |
US5717908A (en) * | 1993-02-25 | 1998-02-10 | Intel Corporation | Pattern recognition system using a four address arithmetic logic unit |
US5825921A (en) * | 1993-03-19 | 1998-10-20 | Intel Corporation | Memory transfer apparatus and method useful within a pattern recognition system |
US5581790A (en) * | 1994-06-07 | 1996-12-03 | Unisys Corporation | Data feeder control system for performing data integrity check while transferring predetermined number of blocks with variable bytes through a selected one of many channels |
US6351780B1 (en) * | 1994-11-21 | 2002-02-26 | Cirrus Logic, Inc. | Network controller using held data frame monitor and decision logic for automatically engaging DMA data transfer when buffer overflow is anticipated |
US5796738A (en) * | 1995-03-13 | 1998-08-18 | Compaq Computer Corporation | Multiport repeater with collision detection and jam signal generation |
US5961614A (en) * | 1995-05-08 | 1999-10-05 | Apple Computer, Inc. | System for data transfer through an I/O device using a memory access controller which receives and stores indication of a data status signal |
US5740448A (en) * | 1995-07-07 | 1998-04-14 | Sun Microsystems, Inc. | Method and apparatus for exclusive access to shared data structures through index referenced buffers |
US5745684A (en) * | 1995-11-06 | 1998-04-28 | Sun Microsystems, Inc. | Apparatus and method for providing a generic interface between a host system and an asynchronous transfer mode core functional block |
US5982772A (en) * | 1995-11-06 | 1999-11-09 | Sun Microsystems, Inc. | Cell interface block partitioning for segmentation and re-assembly engine |
US5778175A (en) * | 1995-12-22 | 1998-07-07 | Digital Equipment Corporation | Method implemented by a computer network adapter for autonomously adjusting a transmit commencement threshold valve upon concurrence of an underflow condition |
KR0172310B1 (en) * | 1995-12-29 | 1999-03-30 | 김주용 | Bus unit |
US5859980A (en) * | 1996-02-08 | 1999-01-12 | Advanced Micro Devices, Inc. | Network interface having adaptive transmit start point for each packet to avoid transmit underflow |
US5829042A (en) | 1996-02-15 | 1998-10-27 | Hewlett-Packard Company | Prefetch operation for network peripheral device having shared memory |
US5778194A (en) * | 1996-04-08 | 1998-07-07 | Symbios, Inc. | Method and apparatus for measuring performance of a computer bus |
US5764896A (en) * | 1996-06-28 | 1998-06-09 | Compaq Computer Corporation | Method and system for reducing transfer latency when transferring data from a network to a computer system |
US6038620A (en) * | 1996-09-09 | 2000-03-14 | International Business Machines Corporation | Method and system for optimal high speed match in a high performance controller which ensures an input/output interface stays ahead of a host interface |
US6260096B1 (en) * | 1999-01-08 | 2001-07-10 | Intel Corporation | Read latency across a bridge |
US6477584B1 (en) | 1997-03-21 | 2002-11-05 | Lsi Logic Corporation | Message FIFO empty early warning method |
US5950014A (en) * | 1997-03-21 | 1999-09-07 | Lsi Logic Corporation | Methodology for pull model invocation |
US6370323B1 (en) * | 1997-04-03 | 2002-04-09 | Lsi Logic Corporation | Digital video disc decoder including command buffer and command status pointers |
US6128715A (en) * | 1997-05-30 | 2000-10-03 | 3Com Corporation | Asynchronous transmit packet buffer |
US6188670B1 (en) * | 1997-10-31 | 2001-02-13 | International Business Machines Corporation | Method and system in a data processing system for dynamically controlling transmission of data over a network for end-to-end device flow control |
US6167032A (en) * | 1997-11-07 | 2000-12-26 | International Business Machines Corporation | System and method for avoiding host transmit underruns in a communication network |
US6088701A (en) * | 1997-11-14 | 2000-07-11 | 3Dfx Interactive, Incorporated | Command data transport to a graphics processing device from a CPU performing write reordering operations |
US6137804A (en) * | 1997-12-02 | 2000-10-24 | International Business Machines Corporation | System and method for automatic retry of transmit, independent of a host processor, after an underrun occurs in a LAN |
US6061768A (en) * | 1997-12-18 | 2000-05-09 | Advanced Micro Devices, Inc. | Apparatus and method in a network interface device for storing tracking information indicating stored data status between contending memory controllers |
US6192428B1 (en) * | 1998-02-13 | 2001-02-20 | Intel Corporation | Method/apparatus for dynamically changing FIFO draining priority through asynchronous or isochronous DMA engines in response to packet type and predetermined high watermark being reached |
US6298407B1 (en) * | 1998-03-04 | 2001-10-02 | Intel Corporation | Trigger points for performance optimization in bus-to-bus bridges |
US6094700A (en) * | 1998-03-13 | 2000-07-25 | Compaq Computer Corporation | Serial bus system for sending multiple frames of unique data |
US6065070A (en) * | 1998-03-18 | 2000-05-16 | National Semiconductor Corporation | DMA configurable channel with memory width N and with steering logic comprising N multiplexors, each multiplexor having a single one-byte input and N one-byte outputs |
US6092140A (en) * | 1998-05-15 | 2000-07-18 | Hewlett-Packard Company | Low latency bridging between high speed bus networks |
US20040208158A1 (en) * | 1998-08-19 | 2004-10-21 | Fellman Ronald D. | Methods and apparatus for providing quality-of-service guarantees in computer networks |
US6246702B1 (en) * | 1998-08-19 | 2001-06-12 | Path 1 Network Technologies, Inc. | Methods and apparatus for providing quality-of-service guarantees in computer networks |
US6215797B1 (en) * | 1998-08-19 | 2001-04-10 | Path 1 Technologies, Inc. | Methods and apparatus for providing quality of service guarantees in computer networks |
US6154796A (en) * | 1998-09-03 | 2000-11-28 | Advanced Micro Devices, Inc. | Apparatus and method in a network interface device for storing receiving frame status in a holding register |
US6161160A (en) * | 1998-09-03 | 2000-12-12 | Advanced Micro Devices, Inc. | Network interface device architecture for storing transmit and receive data in a random access buffer memory across independent clock domains |
US6272113B1 (en) | 1998-09-11 | 2001-08-07 | Compaq Computer Corporation | Network controller system that uses multicast heartbeat packets |
US6229538B1 (en) | 1998-09-11 | 2001-05-08 | Compaq Computer Corporation | Port-centric graphic representations of network controllers |
US6381218B1 (en) | 1998-09-11 | 2002-04-30 | Compaq Computer Corporation | Network controller system that uses directed heartbeat packets |
US6308228B1 (en) * | 1998-11-23 | 2001-10-23 | Duke University | System and method of adaptive message pipelining |
US6665728B1 (en) | 1998-12-30 | 2003-12-16 | Intel Corporation | Establishing optimal latency in streaming data applications that use data packets |
US6341315B1 (en) * | 1999-02-26 | 2002-01-22 | Crossroads Systems, Inc. | Streaming method and system for fiber channel network devices |
US6137734A (en) * | 1999-03-30 | 2000-10-24 | Lsi Logic Corporation | Computer memory interface having a memory controller that automatically adjusts the timing of memory interface signals |
US6253250B1 (en) * | 1999-06-28 | 2001-06-26 | Telocity, Incorporated | Method and apparatus for bridging a plurality of buses and handling of an exception event to provide bus isolation |
EP1065831B1 (en) | 1999-06-30 | 2006-05-17 | Texas Instruments Incorporated | Early preamble transmission |
GB9916718D0 (en) * | 1999-07-17 | 1999-09-15 | Racal Airtech Limited | Adaptive equalising FIFO |
US6298394B1 (en) * | 1999-10-01 | 2001-10-02 | Stmicroelectronics, Ltd. | System and method for capturing information on an interconnect in an integrated circuit |
US6581168B1 (en) * | 1999-12-29 | 2003-06-17 | Advanced Micro Devices, Inc. | Method and apparatus for automatic receive verification |
US6477610B1 (en) | 2000-02-04 | 2002-11-05 | International Business Machines Corporation | Reordering responses on a data bus based on size of response |
US6956818B1 (en) * | 2000-02-23 | 2005-10-18 | Sun Microsystems, Inc. | Method and apparatus for dynamic class-based packet scheduling |
US6643719B1 (en) | 2000-03-27 | 2003-11-04 | Racal Airtech Limited | Equalizing FIFO buffer with adaptive watermark |
US7032031B2 (en) * | 2000-06-23 | 2006-04-18 | Cloudshield Technologies, Inc. | Edge adapter apparatus and method |
US7107378B1 (en) * | 2000-09-01 | 2006-09-12 | Sandisk Corporation | Cooperative interconnection and operation of a non-volatile memory card and an input-output card |
US20020078118A1 (en) * | 2000-12-19 | 2002-06-20 | Cone Robert W. | Network interface application specific integrated circuit to allow direct attachment for an appliance,such as a printer device |
GB2372667B (en) * | 2001-02-21 | 2003-05-07 | 3Com Corp | Apparatus and method for providing improved stress thresholds in network management systems |
GB2372673B (en) * | 2001-02-27 | 2003-05-28 | 3Com Corp | Apparatus and method for processing data relating to events on a network |
GB2372674B (en) * | 2001-02-27 | 2003-05-07 | 3Com Corp | Network management apparatus and method for determining network events |
GB2372671B (en) * | 2001-02-27 | 2003-04-30 | 3Com Corp | Processing network events to reduce the number of events to be displayed |
JP3925495B2 (en) * | 2001-05-31 | 2007-06-06 | オムロン株式会社 | Slave and network system, slave processing method and device information collecting method |
JP3997988B2 (en) * | 2001-05-31 | 2007-10-24 | オムロン株式会社 | Safety unit, controller system, controller connection method, and controller system control method |
US7162311B2 (en) * | 2001-05-31 | 2007-01-09 | Omron Corporation | Safety network system, safety slaves unit, safety controller and communication method and information collecting method and monitoring method for the safety network system |
EP1404061B1 (en) * | 2001-06-22 | 2011-08-10 | Omron Corporation | Safety network system and safety slave |
WO2003001306A1 (en) * | 2001-06-22 | 2003-01-03 | Omron Corporation | Safety network system, safety slave, and safety controller |
JP3912379B2 (en) * | 2001-06-22 | 2007-05-09 | オムロン株式会社 | Safety network system, safety slave and communication method |
GB0127650D0 (en) * | 2001-11-19 | 2002-01-09 | Nokia Corp | Improvements in and relating to content delivery |
US7149213B1 (en) * | 2001-12-28 | 2006-12-12 | Advanced Micro Devices, Inc. | Wireless computer system with queue and scheduler |
US7313104B1 (en) * | 2001-12-28 | 2007-12-25 | Advanced Micro Devices, Inc. | Wireless computer system with latency masking |
WO2003088021A2 (en) | 2002-04-08 | 2003-10-23 | Socket Communications, Inc | Wireless enabled memory module |
JP3988559B2 (en) * | 2002-07-18 | 2007-10-10 | オムロン株式会社 | COMMUNICATION SYSTEM, COMMUNICATION DEVICE, AND COMMUNICATION CONTROL METHOD |
US6985459B2 (en) * | 2002-08-21 | 2006-01-10 | Qualcomm Incorporated | Early transmission and playout of packets in wireless communication systems |
US20040059954A1 (en) * | 2002-09-20 | 2004-03-25 | Rainer Hoehler | Automatic low power state entry |
US7367503B2 (en) * | 2002-11-13 | 2008-05-06 | Sandisk Corporation | Universal non-volatile memory card used with various different standard cards containing a memory controller |
US20050055479A1 (en) * | 2002-11-21 | 2005-03-10 | Aviad Zer | Multi-module circuit card with inter-module direct memory access |
US8037229B2 (en) | 2002-11-21 | 2011-10-11 | Sandisk Technologies Inc. | Combination non-volatile memory and input-output card with direct memory access |
US7305535B2 (en) * | 2003-04-17 | 2007-12-04 | Sandisk Corporation | Memory cards including a standard security function |
US20050094584A1 (en) * | 2003-11-04 | 2005-05-05 | Advanced Micro Devices, Inc. | Architecture for a wireless local area network physical layer |
US7209995B2 (en) * | 2003-12-09 | 2007-04-24 | Sandisk Corporation | Efficient connection between modules of removable electronic circuit cards |
US7424553B1 (en) * | 2004-04-15 | 2008-09-09 | Xilinx, Inc. | Method and apparatus for communicating data between a network transceiver and memory circuitry |
US7496699B2 (en) | 2005-06-17 | 2009-02-24 | Level 5 Networks, Inc. | DMA descriptor queue read and cache write pointer arrangement |
WO2007077496A1 (en) * | 2006-01-04 | 2007-07-12 | Freescale Semiconductor, Inc. | Method for managing under-runs and a device having under-run management capabilities |
JP2007206799A (en) * | 2006-01-31 | 2007-08-16 | Toshiba Corp | Data transfer device, information recording reproduction device and data transfer method |
US8201071B2 (en) * | 2006-11-15 | 2012-06-12 | Qimonda Ag | Information transmission and reception |
US8004988B2 (en) * | 2007-11-21 | 2011-08-23 | Microchip Technology Incorporated | Ethernet controller |
US7991927B2 (en) * | 2008-03-31 | 2011-08-02 | Lsi Corporation | Reduction of latency in store and forward architectures utilizing multiple internal bus protocols |
TWI379554B (en) * | 2008-05-21 | 2012-12-11 | Realtek Semiconductor Corp | Data access device and method for communication system |
US8370603B2 (en) * | 2008-12-23 | 2013-02-05 | Apple Inc. | Architecture for address mapping of managed non-volatile memory |
US8438453B2 (en) * | 2009-05-06 | 2013-05-07 | Apple Inc. | Low latency read operation for managed non-volatile memory |
GB2481613A (en) * | 2010-06-30 | 2012-01-04 | Skype Ltd | Updating regions of shared images using a server that records image status |
GB2481612A (en) | 2010-06-30 | 2012-01-04 | Skype Ltd | Updating image regions in a shared image system |
US8621337B1 (en) * | 2010-09-30 | 2013-12-31 | Juniper Networks, Inc. | Detecting memory corruption |
JP5732806B2 (en) * | 2010-10-15 | 2015-06-10 | 富士通株式会社 | Data transfer apparatus and data transfer method |
US8775699B2 (en) * | 2011-03-01 | 2014-07-08 | Freescale Semiconductor, Inc. | Read stacking for data processor interface |
US8959278B2 (en) | 2011-05-12 | 2015-02-17 | Freescale Semiconductor, Inc. | System and method for scalable movement and replication of data |
US9374106B2 (en) | 2013-08-28 | 2016-06-21 | International Business Machines Corporation | Efficient context save/restore during hardware decompression of DEFLATE encoded data |
US9800640B2 (en) * | 2013-10-02 | 2017-10-24 | International Business Machines Corporation | Differential encoder with look-ahead synchronization |
US9608842B2 (en) * | 2013-12-13 | 2017-03-28 | Intel Corporation | Providing, at least in part, at least one indication that at least one portion of data is available for processing |
CN104023037A (en) * | 2014-07-02 | 2014-09-03 | 浪潮集团有限公司 | RAPIDIO data transmission method with low system overhead |
US11044183B2 (en) * | 2015-12-29 | 2021-06-22 | Xilinx, Inc. | Network interface device |
US11165683B2 (en) | 2015-12-29 | 2021-11-02 | Xilinx, Inc. | Network interface device |
KR20180108939A (en) * | 2017-03-23 | 2018-10-05 | 에스케이하이닉스 주식회사 | Data storage device and operating method thereof |
US10684963B2 (en) * | 2018-12-28 | 2020-06-16 | Intel Corporation | Fixed ethernet frame descriptor |
CN114338530B (en) * | 2021-12-21 | 2023-09-29 | 浙江华锐捷技术有限公司 | Method and device for adjusting equipment state, storage medium and electronic device |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4258418A (en) * | 1978-12-28 | 1981-03-24 | International Business Machines Corporation | Variable capacity data buffer system |
US4590467A (en) * | 1983-10-13 | 1986-05-20 | Rockwell International Corporation | Local area network interface controller |
US5133062A (en) * | 1986-03-06 | 1992-07-21 | Advanced Micro Devices, Inc. | RAM buffer controller for providing simulated first-in-first-out (FIFO) buffers in a random access memory |
US4860193A (en) * | 1986-05-22 | 1989-08-22 | International Business Machines Corporation | System for efficiently transferring data between a high speed channel and a low speed I/O device |
US4715030A (en) * | 1986-08-04 | 1987-12-22 | General Electric Company | Local area network bridge |
US4852088A (en) * | 1987-04-03 | 1989-07-25 | Advanced Micro Devices, Inc. | Packet-at-a-time reporting in a data link controller |
ZA883232B (en) * | 1987-05-06 | 1989-07-26 | Dowd Research Pty Ltd O | Packet switches,switching methods,protocols and networks |
US5133078A (en) * | 1989-08-11 | 1992-07-21 | International Business Machines Corporation | Serial frame processing system in which validation and transfer of a frame's data from input buffer to output buffer proceed concurrently |
JPH0687569B2 (en) * | 1989-09-28 | 1994-11-02 | アメリカン テレフォン アンド テレグラフ カムパニー | Terminal adapter and data transmission method |
ATE162644T1 (en) * | 1989-10-10 | 1998-02-15 | Storage Technology Corp | MULTI-STEP DATA READER DEVICE |
US5278956A (en) * | 1990-01-22 | 1994-01-11 | Vlsi Technology, Inc. | Variable sized FIFO memory and programmable trigger level therefor for use in a UART or the like |
EP0453863A2 (en) * | 1990-04-27 | 1991-10-30 | National Semiconductor Corporation | Methods and apparatus for implementing a media access control/host system interface |
US5247626A (en) * | 1990-05-29 | 1993-09-21 | Advanced Micro Devices, Inc. | Fddi controller having flexible buffer management |
US5136582A (en) * | 1990-05-29 | 1992-08-04 | Advanced Micro Devices, Inc. | Memory management system and method for network controller |
US5043981A (en) * | 1990-05-29 | 1991-08-27 | Advanced Micro Devices, Inc. | Method of and system for transferring multiple priority queues into multiple logical FIFOs using a single physical FIFO |
US5119374A (en) * | 1990-05-29 | 1992-06-02 | Advanced Micro Devices, Inc. | Method of and system for implementing multiple levels of asynchronous priority in FDDI networks |
US5210749A (en) * | 1990-05-29 | 1993-05-11 | Advanced Micro Devices, Inc. | Configuration of srams as logical fifos for transmit and receive of packet data |
US5195093A (en) * | 1991-02-14 | 1993-03-16 | Motorola, Inc. | Method and apparatus for ensuring CRC error generation by a data communication station experiencing transmitter exceptions |
GB9111524D0 (en) * | 1991-05-29 | 1991-07-17 | Hewlett Packard Co | Data storage method and apparatus |
US5293487A (en) * | 1991-12-27 | 1994-03-08 | Digital Equipment Corporation | Network adapter with high throughput data transfer circuit to optimize network data transfers, with host receive ring resource monitoring and reporting |
US5299313A (en) * | 1992-07-28 | 1994-03-29 | 3Com Corporation | Network interface with host independent buffer management |
US5434872A (en) * | 1992-07-28 | 1995-07-18 | 3Com Corporation | Apparatus for automatic initiation of data transmission |
-
1992
- 1992-07-28 US US07/920,893 patent/US5434872A/en not_active Expired - Lifetime
-
1993
- 1993-07-27 AU AU47881/93A patent/AU666769B2/en not_active Expired
- 1993-07-27 WO PCT/US1993/007060 patent/WO1994002891A1/en not_active Application Discontinuation
- 1993-07-27 EP EP93918428A patent/EP0606466A1/en not_active Withdrawn
- 1993-07-27 CA CA002119151A patent/CA2119151C/en not_active Expired - Lifetime
- 1993-07-27 JP JP50476794A patent/JP3863912B2/en not_active Expired - Lifetime
-
1996
- 1996-09-16 US US08/715,253 patent/US5732094A/en not_active Expired - Lifetime
-
2005
- 2005-09-28 JP JP2005282538A patent/JP2006114030A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US5434872A (en) | 1995-07-18 |
EP0606466A1 (en) | 1994-07-20 |
US5732094A (en) | 1998-03-24 |
JPH06511585A (en) | 1994-12-22 |
EP0606466A4 (en) | 1994-04-29 |
AU4788193A (en) | 1994-02-14 |
JP2006114030A (en) | 2006-04-27 |
CA2119151C (en) | 2001-05-01 |
AU666769B2 (en) | 1996-02-22 |
JP3863912B2 (en) | 2006-12-27 |
WO1994002891A1 (en) | 1994-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2119151A1 (en) | Apparatus for automatic initiation of data transmission | |
WO2002056539A3 (en) | System and method for synchronizing data transmission across a variable delay interface | |
EP0695063A3 (en) | Packet transmission system | |
TW337565B (en) | A data transfer system with the pre-compression data in proper maintenance | |
WO1996009708A3 (en) | Simultaneous transmission of speech and data on a mobile communications system | |
JPS57208746A (en) | Transmission controlling system | |
IE842855L (en) | Buffer system for input-output portion of digital data¹processing system | |
KR970066908A (en) | Peripheral interface with delayed flow control of run-length encoded data transmission | |
CA2100753A1 (en) | Clock rate matching in independent networks | |
WO2004032454A8 (en) | A unit and a method for handling a data object | |
EP0339797A3 (en) | Method and apparatus for nodes in network to avoid shrinkage of an interframe gap | |
JPS6450152A (en) | Communication controller | |
CA2075524A1 (en) | Method of operation of remote data/control apparatus with controlled response timing | |
CA2149837A1 (en) | Communication system capable of preventing dropout of data block | |
EP1901177A3 (en) | Data processing apparatus, external storage apparatus, data processing system and data transmitting method | |
CA2130064A1 (en) | Method and Apparatus for Transferring Data Between a Host Processor and a Subsystem Processor in a Data Processing System | |
WO2000007321A3 (en) | Method and apparatus for conveying data packets in a communication system | |
AU7157791A (en) | Method and apparatus for storing, transmitting and retrieving graphical and tabular data | |
CA2094406A1 (en) | Method and system for modem controlled multiple communication systems | |
EP0280171A3 (en) | Digital interface device for pcm data, in particular for digital telephone, data processing or image processing system | |
EP0390085A3 (en) | Method and system for controlling transmission of image data | |
TW344177B (en) | Method for transmitting MPEG-compressed data and apparatus for performing the same | |
GB9814669D0 (en) | Data communications apparatus,method and computer program product implementing data communications protocol with efficient packing of datagrams | |
JPS5590149A (en) | Channel control system | |
JPS56126562A (en) | Self-running culinary servicing palletized carrier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request |