CA2107263A1 - Detection of Improper CPU Operation from Lap Time Pulses and Count of Executed Significant Steps - Google Patents

Detection of Improper CPU Operation from Lap Time Pulses and Count of Executed Significant Steps

Info

Publication number
CA2107263A1
CA2107263A1 CA2107263A CA2107263A CA2107263A1 CA 2107263 A1 CA2107263 A1 CA 2107263A1 CA 2107263 A CA2107263 A CA 2107263A CA 2107263 A CA2107263 A CA 2107263A CA 2107263 A1 CA2107263 A1 CA 2107263A1
Authority
CA
Canada
Prior art keywords
cpu
executed
significant steps
lap time
improper
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2107263A
Other languages
French (fr)
Other versions
CA2107263C (en
Inventor
Manabu Hirao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nidec Elesys Corp
Original Assignee
Manabu Hirao
Nec Corporation
Honda Elesys Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Manabu Hirao, Nec Corporation, Honda Elesys Co., Ltd. filed Critical Manabu Hirao
Publication of CA2107263A1 publication Critical patent/CA2107263A1/en
Application granted granted Critical
Publication of CA2107263C publication Critical patent/CA2107263C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs

Abstract

In a CPU monitoring apparatus, a lap time pulse, which is generated by the CPU in response to successive executions of a program, is monitored and determined whether its duration is between maximum and minimum values, or longer than the maximum value or shorter than the minimum value, and a program execution alarm signal is generated when the duration is either determined to be longer than the maximum value or shorter than the minimum value. The apparatus further determines whether the CPU has successfully or unsuccessfully executed a predetermined number of significant steps when the CPU has repeatedly executed the program a predetermined number of times, and generates a step execution alarm signal if the CPU is determined as having unsuccessfully executed the predetermined number of significant steps.
CA002107263A 1992-09-30 1993-09-29 Detection of improper cpu operation from lap time pulses and count of executed significant steps Expired - Lifetime CA2107263C (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP26114092 1992-09-30
JP4-261140 1992-09-30
JP5-149299 1993-06-21
JP5149299A JPH06168163A (en) 1992-09-30 1993-06-21 Method and device for monitoring cpu

Publications (2)

Publication Number Publication Date
CA2107263A1 true CA2107263A1 (en) 1994-03-31
CA2107263C CA2107263C (en) 1999-04-06

Family

ID=26479233

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002107263A Expired - Lifetime CA2107263C (en) 1992-09-30 1993-09-29 Detection of improper cpu operation from lap time pulses and count of executed significant steps

Country Status (5)

Country Link
US (1) US5694336A (en)
EP (1) EP0590637B1 (en)
JP (1) JPH06168163A (en)
CA (1) CA2107263C (en)
DE (1) DE69320132T2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5892900A (en) * 1996-08-30 1999-04-06 Intertrust Technologies Corp. Systems and methods for secure transaction management and electronic rights protection
US8639625B1 (en) * 1995-02-13 2014-01-28 Intertrust Technologies Corporation Systems and methods for secure transaction management and electronic rights protection
JP3633092B2 (en) * 1996-03-18 2005-03-30 日産自動車株式会社 Microcomputer failure monitoring device
FI108898B (en) * 1996-07-09 2002-04-15 Nokia Corp Process reset processor and watchdog
US6289400B1 (en) * 1998-04-15 2001-09-11 Infineon Technologies Ag Electrical control device with configurable control modules
FR2844892B1 (en) * 2002-09-24 2005-05-27 St Microelectronics Sa MICROCONTROLLER SURVEILLANCE CLOCK
US20050188274A1 (en) * 2004-01-29 2005-08-25 Embedded Wireless Labs Watchdog system and method for monitoring functionality of a processor
JP4983142B2 (en) 2006-08-09 2012-07-25 富士通株式会社 Program monitoring method, computer, and abnormality monitoring program
JP5942963B2 (en) 2013-11-13 2016-06-29 株式会社デンソー Microcomputer monitoring equipment
JP7095491B2 (en) 2018-08-27 2022-07-05 株式会社デンソー Pulse signal abnormality detector

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3749897A (en) * 1971-09-03 1973-07-31 Collins Radio Co System failure monitor title
JPS6032217B2 (en) * 1979-04-02 1985-07-26 日産自動車株式会社 Control computer failsafe device
DE3207633A1 (en) * 1982-02-26 1983-09-15 Siemens AG, 1000 Berlin und 8000 München CIRCUIT FOR MONITORING A MICROPROCESSOR
JPS605344A (en) * 1983-06-23 1985-01-11 Sogo Jidosha Anzen Kogai Gijutsu Kenkyu Kumiai Abnormality detector
US4594685A (en) * 1983-06-24 1986-06-10 General Signal Corporation Watchdog timer
JPS60263235A (en) * 1984-06-12 1985-12-26 Omron Tateisi Electronics Co Microcomputer system
JPS6118045A (en) * 1984-07-04 1986-01-25 Fujitsu Ltd Detecting system of program runaway
US4635258A (en) * 1984-10-22 1987-01-06 Westinghouse Electric Corp. System for detecting a program execution fault
DE3687015T2 (en) * 1985-06-11 1993-04-15 Nec Corp TIME MONITORING CIRCUIT SUITABLE FOR USE IN MICRO COMPUTER.
US4727549A (en) * 1985-09-13 1988-02-23 United Technologies Corporation Watchdog activity monitor (WAM) for use wth high coverage processor self-test
US4926427A (en) * 1986-09-30 1990-05-15 Siemens Aktiengesellschaft Software error detection apparatus
GB2197507A (en) * 1986-11-03 1988-05-18 Philips Electronic Associated Data processing system
US5245638A (en) * 1990-10-29 1993-09-14 Iowa State University Research Foundation, Inc. Method and system for benchmarking computers
GB9023633D0 (en) * 1990-10-31 1990-12-12 Int Computers Ltd Predicting the performance of a computer system
US5303166A (en) * 1992-04-14 1994-04-12 International Business Machines Corporation Method and system for automated network benchmark performance analysis

Also Published As

Publication number Publication date
DE69320132T2 (en) 1998-12-10
DE69320132D1 (en) 1998-09-10
EP0590637B1 (en) 1998-08-05
US5694336A (en) 1997-12-02
EP0590637A1 (en) 1994-04-06
JPH06168163A (en) 1994-06-14
CA2107263C (en) 1999-04-06

Similar Documents

Publication Publication Date Title
US4405982A (en) Arrangement for monitoring the function of a programmable electronic switching circuit
CA2107263A1 (en) Detection of Improper CPU Operation from Lap Time Pulses and Count of Executed Significant Steps
CN1070073A (en) Battery Voltage alarm apparatus
EP0280254A3 (en) Digital timing using a state machine
JPS5231699A (en) Fire senser
JPS57172403A (en) Heating device
US4230375A (en) Anti-skid braking system
US5267784A (en) Anti-locking control system
US4583198A (en) Computer program run-away supervisory circuit and method
JPH01274018A (en) Seismoscope
ES8702687A1 (en) Method ensuring the surveillance of persons and/or goods, and system using this method.
JPS57114739A (en) Alarm device for vehicle
JPH01272925A (en) Seismoscope device
WO2001011583A1 (en) Life safety system with energy saving visual alarm appliance and method
JPS5745631A (en) Position detector
CA2220429A1 (en) System and method for arming an alarm system when an occupant fails to turn the system on
GB2175425A (en) Intruder alarm system
JP2699503B2 (en) Seismic device
SU1490721A1 (en) Device for protection against pulsed noise
JP2699485B2 (en) Seismic device
JP3031555B2 (en) Signal level state identification method and its circuit
JP3005731B2 (en) Alarm protection circuit
JPH08202456A (en) Valve monitor device
JPS55152625A (en) Detecting device for doze driving
SU549885A1 (en) Pulse selector by frequency

Legal Events

Date Code Title Description
EEER Examination request