CA2074344C - Image recording apparatus - Google Patents
Image recording apparatusInfo
- Publication number
- CA2074344C CA2074344C CA002074344A CA2074344A CA2074344C CA 2074344 C CA2074344 C CA 2074344C CA 002074344 A CA002074344 A CA 002074344A CA 2074344 A CA2074344 A CA 2074344A CA 2074344 C CA2074344 C CA 2074344C
- Authority
- CA
- Canada
- Prior art keywords
- scanning
- image
- recording apparatus
- image recording
- blocks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/765—Interface circuits between an apparatus for recording and another apparatus
- H04N5/77—Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television camera
- H04N5/772—Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television camera the recording apparatus and the television camera being placed in the same enclosure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/40—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled
- H04N25/44—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled by partially reading an SSIS array
- H04N25/443—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled by partially reading an SSIS array by reading pixels from selected 2D regions of the array, e.g. for windowing or digital zooming
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/71—Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
- H04N25/745—Circuitry for generating timing or clock signals
Abstract
In an image recording apparatus, an imaging surface of an image device is formed so as to store and read out an image by arranging two-dimensionally a plurality of photoelectric transfer elements, the imaging surface is divided along lines into a plurality of blocks, scanning lines are formed in accordance with the photo-electric transfer elements arranged in a horizontal direction of the respective divided blocks, and the plurality of scanning lines of the respective blocks are parallelly linearly scanned to output a multichannel video signals. The image recording apparatus comprises a first scanning circuit for setting a plurality of linear scanning direction start positions along the scanning line direction of the blocks and selecting a block to be read out, a second scanning circuit for selecting the linear scanning start positions and numbers of picture elements to be linearly scanned and a drive circuit for transmitting drive signals to the first and second scanning circuit, wherein the first and second scanning circuits are controlled by the drive signals to select image areas having different linear scanning start positions from each other and then to output multichannel video signals from the image areas.
Description
207~311 .....
IMAGE RECORDING APPARATUS
BACKGROUND OF THE INVENTION
The present invention relates to an image recording apparatus to be incorporated in a high speed video-system and more particularly is concerned with an image recording apparatus provided with an image device capable of selecting an imaging area and reading out the area with very fast frame feed speed.
An image device such as CCD or MOS-type image device for transducing an optical image elements into electric signals is generally utilized for a high speed camera or a high speed system for photo- graphing images and reproducing records. For example, there are provided Japanese Patent Application National Publication Nos.
56-501704 and 57-501309, showing conventional image devices in which an imaging surface is formed by a plurality of two-dimensional arrangments of photoelectric transfer elements such as photodiodes, the imaging surface is divided into a plurality of rectangular blocks along the vertical row direction of the imaging surface for reading out with high speed the images formed on the imaging surface, and quick read-out of frame feed speed can be performed by scanning simultaneously parallelly a plurality of lines of the photoelectric transfer elements respectively arranged in the divided rectangular blocks.
~' 2~74344 ..~
However, the imaging surface of the image device of such prior art to be incorporated in the high speed video-system is divided into a plurality of rectangular blocks along the vertical row direction to thereby realizing high speed read-out of the image, but the division of the imaging surface into the rectangular blocks prodives a problem of limiting objects as shown as imaging areas.
Furthermore, in the prior art image device, since the imaging surface is divided along the vertical row direction, skipping operation in the vertical direction can be relatively easily performed by a simple circuit structure without adversely affecting on number of the frame. However, skipping operation in the horizontal direction requires a high speed circuit structure because of a lot of the photoelectric transfer elements and application of high speed pulses, which results in a complicated control thereof, and moreover, a degree of freedom for the selection of the imaging areas is limited and, for this reason, every one of the imaging areas of the respective rectangular blocks can only be selected and it is hence difficult to select other imaging areas.
SUMMARY OF THE INVENTION
An object of the present invention is to substantially eliminate defects or drawbacks encountered in 207434~
~W
the prior art and to provide an image recording apparatus capable of improving degree of freedom for selecting image areas of an imaging surface of an image device of the image recording apparatus and of reading out a picture image on the imaging surface with super-high frame feed speed.
This and other objects can be achieved according to the present invention by providing an image recording apparatus in which an imaging surface of an image device is formed so as to store and read out an image by arranging two-dimensionally a plurality of photoelectric transfer elements, the imaging surface is divided along lines into a plurality of blocks, scanning lines are formed in accordance with the photoelectric transfer elements arranged in a horizontal direction of the divided bloccks, respectively, and the plurality of scanning lines of therespective blocks are parallelly linearly scanned to output a multichannel video signals, the image recording apparatus comprising:
a first scanning circuit for setting a plurality of linear scanning direction start positions along the scanning line direction of the blocks and selecting a block to be read out;
a second scanning circuit for selecting the linear scanning start positions and numbers of picture elements to be linearly scanned; and a drive circuit for transmitting drive signals ~0743~
~ ~w to the first and second scanning circuit, wherein the first and second scanning circuits are controlled by the drive signals to select image areas having different linear scanning start positions from each other and then to output multichannel video signals from the image areas.
In a preferred embodiment, the first scanning circuit comprises a vertical scanning circuit for carrying out vertical scanning and thed second scanning circuit comprises a horizontal scanning circuit for carrying out a vertical scanning. The image recording apparatus may further comprise a clock for transmitting a signal for driving the drive circuit, an amplifier circuit connected to the image device, an analog-to-digital convertor connected to the amplifier circuit and a memory connected to the analog-to-digital convertor, and wherein the drive circuit is operatively connected to the analog-to-digital convertor.
According to the image recording apparatus of the characters described above, the imaging surface of the image device of two-dimensional arrangement is divided into a plurality of blocks along line direction of the imaging surface and a plurality of scanning lines are formed in accordance with the photoelectric transfer elements arranged in the longitudinal direction of the respective blocks. A plurality of line scanning start positions are set along the scanning direction of the blocks. The first ~ 207~
scanning circuit selects the block to be read out and the second scanning circuit selects and controls the linear scanning start position and the number of linear scanning picture elements to thereby select predetermined imaging areas having different linear scanning start positions and then to output the multichannel video signals from the selected areas, whereby the selection freedom of the imaging areas can be improved and the super-high speed frame feed speed read-out can be realized.
BRIEF DESCRIPTION OF THE DRAWINGS
For a better understanding of the present invention and to show how the same is carried out, reference is made to, by way of preferred embodiments, to the accompanying drawings, in which:
Fig. 1 is a block diagram of an image recording apparatus of a first embodiment according to the present invention;
Fig. 2 shows a block of a part of the image recording apparatus of Fig. 1 representing functional layout of the first embodiment;
Figs. 3A and 3B are timing charts at a time of selecting a specific block from divided blocks of an imaging surface of an image device of the image recording apparatus;
Figs. 4A, 4B and 4C are views in which image area 207434~
~. V'~.' read-out start positions are changed with respect to one image surface;
Fig. 5 is a block similar to that of Fig. 2 but related to a second embodiment according to the present invention;
Fig. 6 is a table showing selection examples of vertical blocks of an image device of Fig. 5; and Fig. 7 is a table showing selection examples of horizontal read-out start positions of the image device of Fig. 5.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
A first embodiment of the image recording apparatus according to the present invention will be described hereunder with reference to Figs. 1 to 4.
Fig. 1 shows a block diagram of an image recording apparatus 10 to be incorporated in a high speed video-camera or high speed video-system. The image recording apparatus 10 is provided with an image device or sensor 11 such as CCD or MOS-type image device for transducing optical image elements into electric signal in two-domensional arrangement capable of storing and reading out images, and the image device 11 is driven by a drive signal from a drive circuit 12 to thereby start the read-out operation. The drive circuit 12 is driven by a clock pulse of 25MHz, for example, from a clock 13.
~ 207434il As shown in Fig. 2, the image device 11 is provided with an imaging surface tlight receiving ssurface) composed of a plurality of photoelectric transfer elements, in two-dimensional arrangemnt, such as photodiods composed of MOS-type semiconductor elements, a vertical scanning circuit 16 as a first scanning circuit constituting a block selection shift register, a horizontal scanning circuit 17 as a second scanning circuit constituting a line shift register, and an output unit 18 for outputting a multich~nnel analog video signal in response to the scanning of the imaging surface.
The multich~nnel analog video signals Sl-S16 outputted from the image device 11 are amplified by an amplifier circuit 20, and thereafter, are inputted into an AD (analog-to-digital) convertor 21 in which the analog video signals are converted into digital video-signals. The digital video signals are then recorded continuously in a memory 22 having a large capacity as data, and the data thus stored in the memory 22 is read out in time series by a read-out memory, not shown, to thereby reproduce the images at a speed lower than the imaging speed.
As shown in Fig. 2, the image device 11 forms the imaging surface 15 in the form of format of the photoelectric transfer elements as imaging elements having two-dimensional arrangement of, for example, two handreds and sixty-six (266) horizontal rows Rl, R2, --- R266 and 20743~
~, two handreds and fifty-six (256) vertical lines C1, C2, ---C256, and the imaging surface 15 is also divided into sixteen blocks B1, B2, --- B16 along the vertical rows. The respective divided blocks forms sixteen photoelectric transfer element rows along the horizontal direction of the longitudinal direction of the imaging surface 15 and sixteen scanning lines are also constituted by the respective sixteen photoelectric transfer element rows. The sixteen scanning lines of the respective blocks Bl, B2, ---Bl6 are parallelly scanned in order by the vertical and horizontal scanning circuits 16 and 17, and the analog video signals S1, S2, --- S16 are then outputted through the output unit 18. The reason, why the number of the horizontal photoelectric transfer elements is larger than that of the vertical photoelectric transfer elements by about 10 numbers, is a countermesure for a margine with respect to noises.
The imaging surface 15 has a plurality of, five, for example, linear scanning start positions H1 (first image element), H2 (sixty-fifth image element), H3 (ninety-seventh image element), H4 (one handred and twenty-ninth image element) and H5 (one handred and ninety-third image element).
In Fig. 2, reference numeral 24 denotes an optical black BOB for setting a reference point (D point) of the AD convertor 21.
20743~
Horizontal clock pulses HC1 and HC2 outputted from the drive circuit 12 and inputted into the horizontal scanning circuit 17 are utilized as timings for reading out every one picture element when a certain picture element of the horizontal photoelectric transfer elements (266 numbers). When the horizontal read-out is started with any one of the horizontal shift register synchronizing pulses H1, H2, --- H5, the picture element read-out is performed from this starting time with these horizontal clock pulses HC1 and HC2. These horizontal clock pulses HC1 and HC2 have 12.5 MHz, respectively, but have phases different from each other by 180 and have the horizontal scanning speed of 25 MHz.
The reading-out of the images recorded on the imaging surface 15 of the image device ll by the image recording apparatus 10 will be described hereunder.
First, when the imaging surface 15 of the image device 11 is fully scanned, the drive circuit 12 is driven by the clock 13 and generates, as drive signals, a vertical reset pulse VR and a vertical shift register clock pulse VC, which are transmitted to the vertical scanning circuit 16 as shown in Fig. 3 to thereby enable and drive the vertical scanning circuit 16. This vertical scanning circuit 16 is reset by the vertical reset pulse VR and selects the first block B1 by the vertical shift register clock pulse VC, enabling the image scanning operation of 2~ 43~
the first block Bl.
Simultaneously, a horizontal reset pulse HR and a horizontal shift register synchronizing pulse Hl are transmitted from the drive circuit 12 to the horizontal scanning circuit 17 to start the scanning of the first picture element, thus driving the horizontal scanning circuit 17. The horizontal scanning circuit 17 is reset by the horizontal reset pulse HR and the scanning is started sequentially from the first picture element Rl by the horizontal shift register synchronizing pulse Hl.
According to these operation, the picture image recorded on the imaging surface 15 of the image device 11 is scanned parallelly simultaneously along the sixteen scanning lines from the first picture element Rl of the selected first block Bl. The analog video signals Sl, S2, --- S16 obtained by this scanning operation are outputted from the output unit 18.
The drive circuit 12 is provided with a horizontal counter for the horizontal scanning operation so that the horizontal scanning has once been completed by transmitting the horizontal reset pulse HR to the horizontal scanning circuit 17 at a time of the completion of the horizontal scanning of all the picture elements (256 numbers), the vertical shift register clock pulse VC is then transferred to the vertical scanning circuit 16 to finish the enabling of the operation of the first block Bl, 207434~
and then the scanning is skipped in the vertical direction to thereby select the second block B2 and to enable the operation of the second block B2.
Thereafter, the horizontal shift register synchronizing pulse H1 for the first picture element read-out start is transferred to the horizontal scanning circùit 17 from the drive circuit 12 to thereby start the read-out of the second block B2.
Subsequently, substantially the same operation as that described above is repeated with respect to the respective blocks B3 to B16, and the read-out operations of these blocks can be performed. After the read-out of the final block B16, the vertical reset pulse VR and the vertical shift register clock pulse VC are transferred to the vertical scanning circuit 16 for the treatment of the next picture image on the imaging surface 15. In the next operation, the first blcok B1 is again selected and the operation of this first block Bl is enabled.
The output unit of the image device 11 outputs, to the AD convertor 21, the analog video signals Sl, S2, --- S16 corresponding to the sixteen scanning lines respectively corresponding to the enabled selected blocks Bl, B2, --- B16. The not-enabled and not-selected blocks are affected by the image scanning operation, and electric charges are accumurated in accordance with incident lights.
Image treatment operation for selecting and then 2~743~
,, ~
scanning imaging areas from the imaging surface 15 of the image device 11 will be then described hereunder.
The description is made with reference to a case that a central square section of sixty-four numbers (64) of horizontal picture elements and sixty-four numbers (64) of vertical picture elements is read out.
The drive circuit 12 is driven by the clock 13 and generates, as a drive signal, the vertical reset pulse VR to the vertical scanning circuit 16, which is reset by this vertical reset pulse VR. Next, as shown in Fig. 3B, the drive circuit 12 generates vertical shift register clock pulses sequentially by seven (7) clocks to the vertical scanning circuit 16 to thereby select the seventh block B7, enabling the opeation of the selected seventh block B7.
Under the operation enabled condition of the seventh block B7, the drive circuit 12 generares drive signals, as adress signals, to the vertical scanning circuit 17, the horizontal reset pulse HR and the horizontal shift register synchronizing pulse H3 for start the scanning of the ninety-seventh (97) picture element.
The horizontal scanning circuit 17 is thus reset by the horizontal reset pulse HR and the scanning is started from the ninety-seventh picture element in response to the horizontal shift register synchronizing pulse H3.
The horizontal scanning operation by means of the 2~7 43 ~ L~
.~
horizontal scanning circuit 17 is counted by the horizontal counter for the horizontal scanning in association with the drive circuit 12, and the drive circuit 12 generates the horizontal reset pulse HR to the horizontal scanning circuit 17 to stop and then reset the horizontal scanning by taking the timing at a time of the completion of the horizontal scanning by the amount of the sixty-four picture elements. While, the vertical shift register clock pulse VC
is transferred to the vertical scanning circuit 16 from the drive circuit 12 to thereby finish the enabling of the operation of the block B7, and the operation is then skipped to select the eighth blcok B8, enabling the operation of the eighth block B8.
Thereafter, the horizontal shift register synchronizing pulse H3 for starting the scanning of the ninety-seventh picture element is transferred to the vertical scanning circuit 17 to read out the selected eighth block B8. These operations are repeated for the succeeding operations, and at the time of the completion of the read-out of the block BlO by a vertical counter for the vertical scanning provided for the drive circuit 12, the vertical reset pulse VR and the subsequent vertical shift register clock pulses VC (by seven clocks) are transferred to the vertical scanning circuit 17 for the read-out of the next imaging area A, and the scanning of the next block is started.
2Q743~
The imaging areas can be selected in accordance with the sequential manner for transferring vertical shift register clock pulses VC from the drive circuit 12 and the numbers of combination of the horizontal shift register synchronizing pulses H1, H2, H3, H4 and H5. The imaging areas can be selected from the various areas other than the areas A and B shown in Fig. 2, thus improving the selection freedom of the imaging areas.
As described above, the drive circuit 12 is provided with the horizontal and vertical counters respectively for the horizontal and vertical scannings, whereby the setting of the whole imaging surface, the starting positions and the numbers of the picture elements of the horizontal picture element of the imaging area (divided picture), the starting positions of the vertical blocks Bl to B16, and the setting of the numbers of the blocks, can be performed. Further, in the scanning time of the whole picture surface, the time lag from the picture image dividing time on the scanning can be neglected by giving a margine by the time amount corresponding to the maximum pulse as shown in Fig. 3A to the vertical shift register clock pulse VC which is transferred from the drive circuit 12 to the vertical scanning circuit 16.
The read-out data speed of the image recording apparatus 10 is for example of about 25 MHz, by which frame feed speed is obtained as shown in the following table 1.
~ 20743~
Table 1 Scanning Horizontal Vertical Frame Feed Mode Picture * Picture Speed (N/sec) Elements Elements Whole Surface 256 *256 4500 Divided Surface (1) 256 * 128 9000 Divided Surface (2) 256 * 64 18000 Divided Surface (3) 128 * 128 13000 Divided Surface (4) 128 * 64 27000 Divided Surface (5) 64 * 64 40500 The imaging area read-out area can be changed in its read-out stating position by every completion of the treatment of one image picture. Figs. 4A, 4B and 4C shows examples of cases in which the read-out starting positions are changed to one picture image of 64 * 64 picture elements. In these cases, the frame feed speed becomes high speed of 1/40500 sec., thus making enable the super-high speed treatment.
As described above, one portion of the whole image surface can be read out by changing the read-out starting positions every completion of the treatment of each image while following the movement of an object to be imaged.
Another embodiment of the image recording apparatus according to the present invention will be 2~743~
described hereunder with reference to Figs. 5 to 7.
An image recording apparatus lOA of this embodiment is basically different from the image recording apparatus 10 of Fig. 2 with reference to the drive signal from the drive circuit 12 to the vertical scanning circuit 16 and the horizontal scanning circuit 17, but other construction is not different from that of the first embodiment, and accordingly, in Figs. 5 to 7, like reference numerals are added to elements or portions corresponding to those of the first embodiment of Figs.
to 4.
In this embodiment of Fig. 5, vertical shift register signals VCl to VC4, as shown in Fig. 6, are transferred as drive signals from the drive circuit 12 to the vertical scanning circuit 16 to thereby select the blocks Bl to B16. Simultaneously, horizontal shift register synchronizing signals HCl to HC3, as shown in Fig. 7, are transferred from the drive circuit 12 to the horizontal scanning circuit 17 to thereby select the horizontal read-out start position from Hl (first picture element), H2 (sixty-fifth picture element), H3 (ninety-seventh picture element), H4 (one handred and twenty-ninth picture element) and H5 (one handred ninety-third picture element).
In the described embodiments, the imaging surface of the image device is divided into sixteen blocks and five horizontal read-out start positions (i.e. linear ~ 2~7434~
scanning start positions) are set to the horizontal scanning circuit, but the numbers of the blocks and start positions are not limited to those numbers and may be optionally selected as occasion demands.
IMAGE RECORDING APPARATUS
BACKGROUND OF THE INVENTION
The present invention relates to an image recording apparatus to be incorporated in a high speed video-system and more particularly is concerned with an image recording apparatus provided with an image device capable of selecting an imaging area and reading out the area with very fast frame feed speed.
An image device such as CCD or MOS-type image device for transducing an optical image elements into electric signals is generally utilized for a high speed camera or a high speed system for photo- graphing images and reproducing records. For example, there are provided Japanese Patent Application National Publication Nos.
56-501704 and 57-501309, showing conventional image devices in which an imaging surface is formed by a plurality of two-dimensional arrangments of photoelectric transfer elements such as photodiodes, the imaging surface is divided into a plurality of rectangular blocks along the vertical row direction of the imaging surface for reading out with high speed the images formed on the imaging surface, and quick read-out of frame feed speed can be performed by scanning simultaneously parallelly a plurality of lines of the photoelectric transfer elements respectively arranged in the divided rectangular blocks.
~' 2~74344 ..~
However, the imaging surface of the image device of such prior art to be incorporated in the high speed video-system is divided into a plurality of rectangular blocks along the vertical row direction to thereby realizing high speed read-out of the image, but the division of the imaging surface into the rectangular blocks prodives a problem of limiting objects as shown as imaging areas.
Furthermore, in the prior art image device, since the imaging surface is divided along the vertical row direction, skipping operation in the vertical direction can be relatively easily performed by a simple circuit structure without adversely affecting on number of the frame. However, skipping operation in the horizontal direction requires a high speed circuit structure because of a lot of the photoelectric transfer elements and application of high speed pulses, which results in a complicated control thereof, and moreover, a degree of freedom for the selection of the imaging areas is limited and, for this reason, every one of the imaging areas of the respective rectangular blocks can only be selected and it is hence difficult to select other imaging areas.
SUMMARY OF THE INVENTION
An object of the present invention is to substantially eliminate defects or drawbacks encountered in 207434~
~W
the prior art and to provide an image recording apparatus capable of improving degree of freedom for selecting image areas of an imaging surface of an image device of the image recording apparatus and of reading out a picture image on the imaging surface with super-high frame feed speed.
This and other objects can be achieved according to the present invention by providing an image recording apparatus in which an imaging surface of an image device is formed so as to store and read out an image by arranging two-dimensionally a plurality of photoelectric transfer elements, the imaging surface is divided along lines into a plurality of blocks, scanning lines are formed in accordance with the photoelectric transfer elements arranged in a horizontal direction of the divided bloccks, respectively, and the plurality of scanning lines of therespective blocks are parallelly linearly scanned to output a multichannel video signals, the image recording apparatus comprising:
a first scanning circuit for setting a plurality of linear scanning direction start positions along the scanning line direction of the blocks and selecting a block to be read out;
a second scanning circuit for selecting the linear scanning start positions and numbers of picture elements to be linearly scanned; and a drive circuit for transmitting drive signals ~0743~
~ ~w to the first and second scanning circuit, wherein the first and second scanning circuits are controlled by the drive signals to select image areas having different linear scanning start positions from each other and then to output multichannel video signals from the image areas.
In a preferred embodiment, the first scanning circuit comprises a vertical scanning circuit for carrying out vertical scanning and thed second scanning circuit comprises a horizontal scanning circuit for carrying out a vertical scanning. The image recording apparatus may further comprise a clock for transmitting a signal for driving the drive circuit, an amplifier circuit connected to the image device, an analog-to-digital convertor connected to the amplifier circuit and a memory connected to the analog-to-digital convertor, and wherein the drive circuit is operatively connected to the analog-to-digital convertor.
According to the image recording apparatus of the characters described above, the imaging surface of the image device of two-dimensional arrangement is divided into a plurality of blocks along line direction of the imaging surface and a plurality of scanning lines are formed in accordance with the photoelectric transfer elements arranged in the longitudinal direction of the respective blocks. A plurality of line scanning start positions are set along the scanning direction of the blocks. The first ~ 207~
scanning circuit selects the block to be read out and the second scanning circuit selects and controls the linear scanning start position and the number of linear scanning picture elements to thereby select predetermined imaging areas having different linear scanning start positions and then to output the multichannel video signals from the selected areas, whereby the selection freedom of the imaging areas can be improved and the super-high speed frame feed speed read-out can be realized.
BRIEF DESCRIPTION OF THE DRAWINGS
For a better understanding of the present invention and to show how the same is carried out, reference is made to, by way of preferred embodiments, to the accompanying drawings, in which:
Fig. 1 is a block diagram of an image recording apparatus of a first embodiment according to the present invention;
Fig. 2 shows a block of a part of the image recording apparatus of Fig. 1 representing functional layout of the first embodiment;
Figs. 3A and 3B are timing charts at a time of selecting a specific block from divided blocks of an imaging surface of an image device of the image recording apparatus;
Figs. 4A, 4B and 4C are views in which image area 207434~
~. V'~.' read-out start positions are changed with respect to one image surface;
Fig. 5 is a block similar to that of Fig. 2 but related to a second embodiment according to the present invention;
Fig. 6 is a table showing selection examples of vertical blocks of an image device of Fig. 5; and Fig. 7 is a table showing selection examples of horizontal read-out start positions of the image device of Fig. 5.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
A first embodiment of the image recording apparatus according to the present invention will be described hereunder with reference to Figs. 1 to 4.
Fig. 1 shows a block diagram of an image recording apparatus 10 to be incorporated in a high speed video-camera or high speed video-system. The image recording apparatus 10 is provided with an image device or sensor 11 such as CCD or MOS-type image device for transducing optical image elements into electric signal in two-domensional arrangement capable of storing and reading out images, and the image device 11 is driven by a drive signal from a drive circuit 12 to thereby start the read-out operation. The drive circuit 12 is driven by a clock pulse of 25MHz, for example, from a clock 13.
~ 207434il As shown in Fig. 2, the image device 11 is provided with an imaging surface tlight receiving ssurface) composed of a plurality of photoelectric transfer elements, in two-dimensional arrangemnt, such as photodiods composed of MOS-type semiconductor elements, a vertical scanning circuit 16 as a first scanning circuit constituting a block selection shift register, a horizontal scanning circuit 17 as a second scanning circuit constituting a line shift register, and an output unit 18 for outputting a multich~nnel analog video signal in response to the scanning of the imaging surface.
The multich~nnel analog video signals Sl-S16 outputted from the image device 11 are amplified by an amplifier circuit 20, and thereafter, are inputted into an AD (analog-to-digital) convertor 21 in which the analog video signals are converted into digital video-signals. The digital video signals are then recorded continuously in a memory 22 having a large capacity as data, and the data thus stored in the memory 22 is read out in time series by a read-out memory, not shown, to thereby reproduce the images at a speed lower than the imaging speed.
As shown in Fig. 2, the image device 11 forms the imaging surface 15 in the form of format of the photoelectric transfer elements as imaging elements having two-dimensional arrangement of, for example, two handreds and sixty-six (266) horizontal rows Rl, R2, --- R266 and 20743~
~, two handreds and fifty-six (256) vertical lines C1, C2, ---C256, and the imaging surface 15 is also divided into sixteen blocks B1, B2, --- B16 along the vertical rows. The respective divided blocks forms sixteen photoelectric transfer element rows along the horizontal direction of the longitudinal direction of the imaging surface 15 and sixteen scanning lines are also constituted by the respective sixteen photoelectric transfer element rows. The sixteen scanning lines of the respective blocks Bl, B2, ---Bl6 are parallelly scanned in order by the vertical and horizontal scanning circuits 16 and 17, and the analog video signals S1, S2, --- S16 are then outputted through the output unit 18. The reason, why the number of the horizontal photoelectric transfer elements is larger than that of the vertical photoelectric transfer elements by about 10 numbers, is a countermesure for a margine with respect to noises.
The imaging surface 15 has a plurality of, five, for example, linear scanning start positions H1 (first image element), H2 (sixty-fifth image element), H3 (ninety-seventh image element), H4 (one handred and twenty-ninth image element) and H5 (one handred and ninety-third image element).
In Fig. 2, reference numeral 24 denotes an optical black BOB for setting a reference point (D point) of the AD convertor 21.
20743~
Horizontal clock pulses HC1 and HC2 outputted from the drive circuit 12 and inputted into the horizontal scanning circuit 17 are utilized as timings for reading out every one picture element when a certain picture element of the horizontal photoelectric transfer elements (266 numbers). When the horizontal read-out is started with any one of the horizontal shift register synchronizing pulses H1, H2, --- H5, the picture element read-out is performed from this starting time with these horizontal clock pulses HC1 and HC2. These horizontal clock pulses HC1 and HC2 have 12.5 MHz, respectively, but have phases different from each other by 180 and have the horizontal scanning speed of 25 MHz.
The reading-out of the images recorded on the imaging surface 15 of the image device ll by the image recording apparatus 10 will be described hereunder.
First, when the imaging surface 15 of the image device 11 is fully scanned, the drive circuit 12 is driven by the clock 13 and generates, as drive signals, a vertical reset pulse VR and a vertical shift register clock pulse VC, which are transmitted to the vertical scanning circuit 16 as shown in Fig. 3 to thereby enable and drive the vertical scanning circuit 16. This vertical scanning circuit 16 is reset by the vertical reset pulse VR and selects the first block B1 by the vertical shift register clock pulse VC, enabling the image scanning operation of 2~ 43~
the first block Bl.
Simultaneously, a horizontal reset pulse HR and a horizontal shift register synchronizing pulse Hl are transmitted from the drive circuit 12 to the horizontal scanning circuit 17 to start the scanning of the first picture element, thus driving the horizontal scanning circuit 17. The horizontal scanning circuit 17 is reset by the horizontal reset pulse HR and the scanning is started sequentially from the first picture element Rl by the horizontal shift register synchronizing pulse Hl.
According to these operation, the picture image recorded on the imaging surface 15 of the image device 11 is scanned parallelly simultaneously along the sixteen scanning lines from the first picture element Rl of the selected first block Bl. The analog video signals Sl, S2, --- S16 obtained by this scanning operation are outputted from the output unit 18.
The drive circuit 12 is provided with a horizontal counter for the horizontal scanning operation so that the horizontal scanning has once been completed by transmitting the horizontal reset pulse HR to the horizontal scanning circuit 17 at a time of the completion of the horizontal scanning of all the picture elements (256 numbers), the vertical shift register clock pulse VC is then transferred to the vertical scanning circuit 16 to finish the enabling of the operation of the first block Bl, 207434~
and then the scanning is skipped in the vertical direction to thereby select the second block B2 and to enable the operation of the second block B2.
Thereafter, the horizontal shift register synchronizing pulse H1 for the first picture element read-out start is transferred to the horizontal scanning circùit 17 from the drive circuit 12 to thereby start the read-out of the second block B2.
Subsequently, substantially the same operation as that described above is repeated with respect to the respective blocks B3 to B16, and the read-out operations of these blocks can be performed. After the read-out of the final block B16, the vertical reset pulse VR and the vertical shift register clock pulse VC are transferred to the vertical scanning circuit 16 for the treatment of the next picture image on the imaging surface 15. In the next operation, the first blcok B1 is again selected and the operation of this first block Bl is enabled.
The output unit of the image device 11 outputs, to the AD convertor 21, the analog video signals Sl, S2, --- S16 corresponding to the sixteen scanning lines respectively corresponding to the enabled selected blocks Bl, B2, --- B16. The not-enabled and not-selected blocks are affected by the image scanning operation, and electric charges are accumurated in accordance with incident lights.
Image treatment operation for selecting and then 2~743~
,, ~
scanning imaging areas from the imaging surface 15 of the image device 11 will be then described hereunder.
The description is made with reference to a case that a central square section of sixty-four numbers (64) of horizontal picture elements and sixty-four numbers (64) of vertical picture elements is read out.
The drive circuit 12 is driven by the clock 13 and generates, as a drive signal, the vertical reset pulse VR to the vertical scanning circuit 16, which is reset by this vertical reset pulse VR. Next, as shown in Fig. 3B, the drive circuit 12 generates vertical shift register clock pulses sequentially by seven (7) clocks to the vertical scanning circuit 16 to thereby select the seventh block B7, enabling the opeation of the selected seventh block B7.
Under the operation enabled condition of the seventh block B7, the drive circuit 12 generares drive signals, as adress signals, to the vertical scanning circuit 17, the horizontal reset pulse HR and the horizontal shift register synchronizing pulse H3 for start the scanning of the ninety-seventh (97) picture element.
The horizontal scanning circuit 17 is thus reset by the horizontal reset pulse HR and the scanning is started from the ninety-seventh picture element in response to the horizontal shift register synchronizing pulse H3.
The horizontal scanning operation by means of the 2~7 43 ~ L~
.~
horizontal scanning circuit 17 is counted by the horizontal counter for the horizontal scanning in association with the drive circuit 12, and the drive circuit 12 generates the horizontal reset pulse HR to the horizontal scanning circuit 17 to stop and then reset the horizontal scanning by taking the timing at a time of the completion of the horizontal scanning by the amount of the sixty-four picture elements. While, the vertical shift register clock pulse VC
is transferred to the vertical scanning circuit 16 from the drive circuit 12 to thereby finish the enabling of the operation of the block B7, and the operation is then skipped to select the eighth blcok B8, enabling the operation of the eighth block B8.
Thereafter, the horizontal shift register synchronizing pulse H3 for starting the scanning of the ninety-seventh picture element is transferred to the vertical scanning circuit 17 to read out the selected eighth block B8. These operations are repeated for the succeeding operations, and at the time of the completion of the read-out of the block BlO by a vertical counter for the vertical scanning provided for the drive circuit 12, the vertical reset pulse VR and the subsequent vertical shift register clock pulses VC (by seven clocks) are transferred to the vertical scanning circuit 17 for the read-out of the next imaging area A, and the scanning of the next block is started.
2Q743~
The imaging areas can be selected in accordance with the sequential manner for transferring vertical shift register clock pulses VC from the drive circuit 12 and the numbers of combination of the horizontal shift register synchronizing pulses H1, H2, H3, H4 and H5. The imaging areas can be selected from the various areas other than the areas A and B shown in Fig. 2, thus improving the selection freedom of the imaging areas.
As described above, the drive circuit 12 is provided with the horizontal and vertical counters respectively for the horizontal and vertical scannings, whereby the setting of the whole imaging surface, the starting positions and the numbers of the picture elements of the horizontal picture element of the imaging area (divided picture), the starting positions of the vertical blocks Bl to B16, and the setting of the numbers of the blocks, can be performed. Further, in the scanning time of the whole picture surface, the time lag from the picture image dividing time on the scanning can be neglected by giving a margine by the time amount corresponding to the maximum pulse as shown in Fig. 3A to the vertical shift register clock pulse VC which is transferred from the drive circuit 12 to the vertical scanning circuit 16.
The read-out data speed of the image recording apparatus 10 is for example of about 25 MHz, by which frame feed speed is obtained as shown in the following table 1.
~ 20743~
Table 1 Scanning Horizontal Vertical Frame Feed Mode Picture * Picture Speed (N/sec) Elements Elements Whole Surface 256 *256 4500 Divided Surface (1) 256 * 128 9000 Divided Surface (2) 256 * 64 18000 Divided Surface (3) 128 * 128 13000 Divided Surface (4) 128 * 64 27000 Divided Surface (5) 64 * 64 40500 The imaging area read-out area can be changed in its read-out stating position by every completion of the treatment of one image picture. Figs. 4A, 4B and 4C shows examples of cases in which the read-out starting positions are changed to one picture image of 64 * 64 picture elements. In these cases, the frame feed speed becomes high speed of 1/40500 sec., thus making enable the super-high speed treatment.
As described above, one portion of the whole image surface can be read out by changing the read-out starting positions every completion of the treatment of each image while following the movement of an object to be imaged.
Another embodiment of the image recording apparatus according to the present invention will be 2~743~
described hereunder with reference to Figs. 5 to 7.
An image recording apparatus lOA of this embodiment is basically different from the image recording apparatus 10 of Fig. 2 with reference to the drive signal from the drive circuit 12 to the vertical scanning circuit 16 and the horizontal scanning circuit 17, but other construction is not different from that of the first embodiment, and accordingly, in Figs. 5 to 7, like reference numerals are added to elements or portions corresponding to those of the first embodiment of Figs.
to 4.
In this embodiment of Fig. 5, vertical shift register signals VCl to VC4, as shown in Fig. 6, are transferred as drive signals from the drive circuit 12 to the vertical scanning circuit 16 to thereby select the blocks Bl to B16. Simultaneously, horizontal shift register synchronizing signals HCl to HC3, as shown in Fig. 7, are transferred from the drive circuit 12 to the horizontal scanning circuit 17 to thereby select the horizontal read-out start position from Hl (first picture element), H2 (sixty-fifth picture element), H3 (ninety-seventh picture element), H4 (one handred and twenty-ninth picture element) and H5 (one handred ninety-third picture element).
In the described embodiments, the imaging surface of the image device is divided into sixteen blocks and five horizontal read-out start positions (i.e. linear ~ 2~7434~
scanning start positions) are set to the horizontal scanning circuit, but the numbers of the blocks and start positions are not limited to those numbers and may be optionally selected as occasion demands.
Claims (5)
1. An image recording apparatus in which an imaging surface of an image device is formed so as to store and read out an image by arranging two-dimensionally a plurality of photoelectric transfer elements, the imaging surface is divided along lines into a plurality of blocks, scanning lines are formed in accordance with the photo-electric transfer elements arranged in a horizontal direction of the respective divided bloccks, and the plurality of scanning lines of the respective blocks are parallelly linearly scanned to output a multichannel video signals, said image recording apparatus comprising:
a first scanning circuit means for setting a plurality of linear scanning direction start positions along the scanning line direction of the blocks and selecting a block to be read out;
a second scanning circuit means for selecting the linear scanning start positions and numbers of picture elements to be linearly scanned; and a drive circuit means for transmitting drive signals to the first and second scanning circuit means, wherein the first and second scanning circuit means are controlled by the drive signals to select image areas having different linear scanning start positions from each other and then to output multichannel video signals from the image areas.
a first scanning circuit means for setting a plurality of linear scanning direction start positions along the scanning line direction of the blocks and selecting a block to be read out;
a second scanning circuit means for selecting the linear scanning start positions and numbers of picture elements to be linearly scanned; and a drive circuit means for transmitting drive signals to the first and second scanning circuit means, wherein the first and second scanning circuit means are controlled by the drive signals to select image areas having different linear scanning start positions from each other and then to output multichannel video signals from the image areas.
2. An image recording apparatus according to claim 1, wherein said first scanning circuit means comprises a vertical scanning circuit for carrying out vertical scanning and said second scanning circuit means comprises a horizontal scanning circuit for carrying out a vertical scanning.
3. An image recording apparatus according to claim 1, further comprising a clock means for transmitting a signal for driving the drive circuit means.
4. An image recording apparatus according to claim 3, further comprising an amplifying circuit operatively connected to the image device, an analog-to-digital convertor connected to the amplifying circuit and a memory means connected to the analog-to-digital convertor, and wherein said drive circuit means is operatively connected to the analog-to-digital convertor.
5. An image recording apparatus according to claim 1, wherein said drive circuit includes verticl and horizontal counter means.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3181311A JP3046100B2 (en) | 1991-07-22 | 1991-07-22 | Image recording device |
| JP181311/1991 | 1991-07-22 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2074344A1 CA2074344A1 (en) | 1993-01-23 |
| CA2074344C true CA2074344C (en) | 1996-12-10 |
Family
ID=16098465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002074344A Expired - Fee Related CA2074344C (en) | 1991-07-22 | 1992-07-21 | Image recording apparatus |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6181375B1 (en) |
| EP (1) | EP0527004B1 (en) |
| JP (1) | JP3046100B2 (en) |
| CA (1) | CA2074344C (en) |
| DE (1) | DE69225930T2 (en) |
| ES (1) | ES2118112T3 (en) |
Families Citing this family (37)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6690493B1 (en) | 1996-02-22 | 2004-02-10 | Canon Kabushiki Kaisha | Photoelectric conversion device and driving method therefor |
| JP3897389B2 (en) * | 1996-02-22 | 2007-03-22 | キヤノン株式会社 | Photoelectric conversion device driving method and photoelectric conversion device |
| EP0809395A3 (en) * | 1996-05-22 | 1998-03-18 | Eastman Kodak Company | An X-Y addressable CMOS APS with compact pixel pitch |
| US6633331B1 (en) * | 1997-11-21 | 2003-10-14 | California Institute Of Technology | High-speed CCD array camera with random pixel selection |
| JPH11196427A (en) * | 1997-12-26 | 1999-07-21 | Canon Inc | Single plate color image pickup device |
| JP4019235B2 (en) * | 1998-06-05 | 2007-12-12 | 富士フイルム株式会社 | Imaging device driving method and electronic camera |
| JP3397151B2 (en) | 1998-12-10 | 2003-04-14 | 日本電気株式会社 | Driving method of solid-state imaging device |
| JP4337177B2 (en) * | 1999-07-09 | 2009-09-30 | ソニー株式会社 | Solid-state imaging device and driving method thereof |
| US6765615B1 (en) * | 1999-11-15 | 2004-07-20 | Umax Data Systems Inc. | Apparatus for reducing exposing time of an image processing system |
| JP3664621B2 (en) * | 1999-12-01 | 2005-06-29 | シャープ株式会社 | Method for driving CCD solid-state image sensor |
| JP2001186419A (en) * | 1999-12-24 | 2001-07-06 | Nec Corp | Image sensor and pixel read method |
| JP3991543B2 (en) * | 2000-01-11 | 2007-10-17 | 株式会社日立製作所 | Imaging device |
| US7092021B2 (en) * | 2000-02-22 | 2006-08-15 | Micron Technology, Inc. | Frame shuttering scheme for increased frame rate |
| ATE247356T1 (en) * | 2000-03-01 | 2003-08-15 | Fraunhofer Ges Forschung | METHOD AND DEVICE FOR PARTIALLY READING THE IMAGE DATA OF AN IMAGE SENSOR |
| AU2001265730A1 (en) * | 2000-06-23 | 2002-01-02 | Fastcom Technology S.A. | Image processing system |
| US7365779B2 (en) * | 2000-09-14 | 2008-04-29 | Fujitsu Ten Limited | Image processing apparatus for selectively storing specific regions of an image |
| JP2002152733A (en) * | 2000-11-08 | 2002-05-24 | Fujitsu Ltd | Moving picture coding method, moving picture decoding method, moving picture encoder, moving picture decoder recording medium for recording moving picture decoder, recording medium for moving picture encoding program, recording medium with moving picture decoding program recording thereon, and recording medium with moving picture encoding data recorded thereon |
| JP2002314868A (en) * | 2001-04-13 | 2002-10-25 | Olympus Optical Co Ltd | Imaging device |
| JP2003116063A (en) * | 2001-10-03 | 2003-04-18 | Sony Corp | Imaging device |
| JP4019250B2 (en) * | 2001-11-14 | 2007-12-12 | カシオ計算機株式会社 | Photosensor system and photosensor drive control method in photosensor system |
| ITUD20020084A1 (en) * | 2002-04-12 | 2003-10-13 | Neuricam Spa | ELECTRONIC SELECTOR DEVICE FOR ELECTRO-OPTICAL SENSORS |
| JP2004151488A (en) * | 2002-10-31 | 2004-05-27 | Fujitsu Ltd | Display unit, display device and picture display system |
| JP2004193907A (en) * | 2002-12-10 | 2004-07-08 | Matsushita Electric Ind Co Ltd | X-y address type solid-state imaging device |
| JP2004350265A (en) * | 2003-04-28 | 2004-12-09 | Olympus Corp | Imaging apparatus |
| JP3830474B2 (en) * | 2003-07-16 | 2006-10-04 | オリンパス株式会社 | Solid-state imaging device |
| JP4449692B2 (en) * | 2004-10-20 | 2010-04-14 | 株式会社ニコン | Electronic camera |
| EP1816858A1 (en) | 2004-11-02 | 2007-08-08 | Japan Science and Technology Agency | Image pickup device, and its signal reading method |
| JP4536540B2 (en) | 2005-02-03 | 2010-09-01 | 浜松ホトニクス株式会社 | Solid-state imaging device |
| US7812872B2 (en) * | 2005-06-02 | 2010-10-12 | Xerox Corporation | System for controlling image data readout from an imaging device |
| US7547573B2 (en) * | 2006-08-01 | 2009-06-16 | United Microelectronics Corp. | Image sensor and method of manufacturing the same |
| JP5343727B2 (en) * | 2009-06-19 | 2013-11-13 | カシオ計算機株式会社 | Digital camera device |
| US9052497B2 (en) | 2011-03-10 | 2015-06-09 | King Abdulaziz City For Science And Technology | Computing imaging data using intensity correlation interferometry |
| US20120236181A1 (en) * | 2011-03-16 | 2012-09-20 | Qualcomm Incorporated | Generating a zoomed image |
| US9099214B2 (en) | 2011-04-19 | 2015-08-04 | King Abdulaziz City For Science And Technology | Controlling microparticles through a light field having controllable intensity and periodicity of maxima thereof |
| US9001250B2 (en) | 2013-09-11 | 2015-04-07 | Omni Vision Technologies, Inc. | Method and apparatus for reading image data from an image sensor |
| JP6258480B2 (en) * | 2014-05-21 | 2018-01-10 | 株式会社日立製作所 | Image processing apparatus and positioning system |
| US10129477B2 (en) * | 2015-08-19 | 2018-11-13 | Google Llc | Smart image sensor having integrated memory and processor |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3786263A (en) * | 1972-06-21 | 1974-01-15 | Gen Electric | Method and apparatus for sensing radiation and providing electrical readout |
| US4322638A (en) | 1980-01-16 | 1982-03-30 | Eastman Kodak Company | Image sensor adaptable for fast frame readout |
| US4322752A (en) * | 1980-01-16 | 1982-03-30 | Eastman Technology, Inc. | Fast frame rate sensor readout |
| US4330796A (en) * | 1980-01-30 | 1982-05-18 | Eastman Kodak Company | Block readable charge coupled device |
| US4339775A (en) * | 1980-06-16 | 1982-07-13 | Eastman Technology, Inc. | Fast frame rate augmentation |
| DE3200838C2 (en) * | 1982-01-14 | 1984-09-06 | Messerschmitt-Bölkow-Blohm GmbH, 8012 Ottobrunn | Device for reading out detector lines in a one- or two-dimensional arrangement |
| JPS5961269A (en) * | 1982-09-29 | 1984-04-07 | Canon Inc | Information reader having marker |
| DE3525395A1 (en) * | 1984-07-17 | 1986-01-30 | Canon K.K., Tokio/Tokyo | IMAGE READER |
| US4812912A (en) * | 1986-05-26 | 1989-03-14 | Minolta Camera Kabushiki Kaisha | Focus detection condition display device for camera |
| US4684995A (en) * | 1986-06-20 | 1987-08-04 | Eastman Kodak Company | Simultaneous exposure/focus control in a video camera using a solid state image sensor |
| FR2604320B1 (en) * | 1986-09-19 | 1988-11-04 | Thomson Csf | FAST VIDEOGRAPHY SHOOTING SYSTEM USING A MATRIX OPTICAL SENSOR WITH LOAD TRANSFER |
| US4785353A (en) * | 1987-03-13 | 1988-11-15 | Eastman Kodak Company | Block readable video imager having noise compensation |
| DE3887547T2 (en) * | 1987-03-20 | 1994-08-25 | Canon Kk | Imaging device. |
| IL83213A (en) * | 1987-07-16 | 1991-08-16 | Technion Res & Dev Foundation | Intelligent scan image sensor |
| US5262871A (en) * | 1989-11-13 | 1993-11-16 | Rutgers, The State University | Multiple resolution image sensor |
| US5196939A (en) * | 1989-12-28 | 1993-03-23 | Loral Fairchild Corporation | Method and apparatus for transferring images from an imaging array |
| JP3350073B2 (en) * | 1991-12-12 | 2002-11-25 | 株式会社フォトロン | High-speed camera |
| US5285286A (en) * | 1992-01-24 | 1994-02-08 | Eastman Kodak Company | Apparatus for testing image sensors that simultaneously output multiple image blocks |
-
1991
- 1991-07-22 JP JP3181311A patent/JP3046100B2/en not_active Expired - Lifetime
-
1992
- 1992-07-21 EP EP92306674A patent/EP0527004B1/en not_active Expired - Lifetime
- 1992-07-21 CA CA002074344A patent/CA2074344C/en not_active Expired - Fee Related
- 1992-07-21 DE DE69225930T patent/DE69225930T2/en not_active Expired - Fee Related
- 1992-07-21 ES ES92306674T patent/ES2118112T3/en not_active Expired - Lifetime
-
1996
- 1996-12-19 US US08/769,316 patent/US6181375B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| ES2118112T3 (en) | 1998-09-16 |
| EP0527004B1 (en) | 1998-06-17 |
| DE69225930T2 (en) | 1998-11-26 |
| JP3046100B2 (en) | 2000-05-29 |
| JPH0530437A (en) | 1993-02-05 |
| DE69225930D1 (en) | 1998-07-23 |
| EP0527004A1 (en) | 1993-02-10 |
| CA2074344A1 (en) | 1993-01-23 |
| US6181375B1 (en) | 2001-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2074344C (en) | Image recording apparatus | |
| US5534921A (en) | CCD digital camera system with selectable memories | |
| JP3833125B2 (en) | Imaging device | |
| US4866512A (en) | Method of and apparatus for reading image in corrected read timing | |
| EP0546688B1 (en) | High speed imaging apparatus | |
| JP4499348B2 (en) | Solid-state imaging device and signal readout method thereof | |
| US5526047A (en) | Scheme camera employing compression recording | |
| JPH0654265A (en) | Method and apparatus for generation of interlacing signal | |
| JP3970185B2 (en) | Solid-state image sensor and digital camera | |
| JP3707820B2 (en) | High-speed imaging device | |
| US6809770B1 (en) | Imaging device and a digital camera having same | |
| US4879601A (en) | System and method of providing images from solid state sensor | |
| JP3251042B2 (en) | High-speed shooting device | |
| JPH05137071A (en) | Solid-state image pickup device | |
| JP2510542B2 (en) | Solid-state imaging device | |
| JP4468052B2 (en) | IMAGING DEVICE AND IMAGING DEVICE CONTROL METHOD | |
| JP2003092764A (en) | Image signal processor | |
| JP2607550B2 (en) | Solid-state imaging device | |
| JPH01114286A (en) | Digital storage device for video signal | |
| JPH10145679A (en) | Image pickup device | |
| JP2574829B2 (en) | TV camera device | |
| JP2708822B2 (en) | Imaging device | |
| JPH04345264A (en) | Device for fetching image | |
| JP3598756B2 (en) | Image display method, image display apparatus for performing the method, and image processing apparatus using the apparatus | |
| JPH03124176A (en) | High speed picture recorder |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed | ||
| MKLA | Lapsed |
Effective date: 20030721 |