CA1240399A - Duplex controller synchronization circuit - Google Patents
Duplex controller synchronization circuitInfo
- Publication number
- CA1240399A CA1240399A CA000495693A CA495693A CA1240399A CA 1240399 A CA1240399 A CA 1240399A CA 000495693 A CA000495693 A CA 000495693A CA 495693 A CA495693 A CA 495693A CA 1240399 A CA1240399 A CA 1240399A
- Authority
- CA
- Canada
- Prior art keywords
- controller
- circuit
- synchronizing
- processor
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
- H04Q3/54558—Redundancy, stand-by
Abstract
DUPLEX CONTROLLER SYNCRONIZATION CIRCUIT
ABSTRACT OF THE INVENTION
This circuit provides for synchronizing duplex copies of processor controllers. Either controller may be active in the simplex mode. That is, one controller is actively operating and controlling processors, while the other controller is in a standby mode. In this situation, the synchronization circuit synchronize its clock to itself. When a previously standby controller is made active, the control inputs of the standby controller are manipulated such that, the clock of the standby controller is synchronized to the already active controller's clock. Once synchronism is achieved, the controllers are said to be operating in a synchronized duplex mode. The synchronization circuit of each controller then continuously checks to insure that the two controller copies are operating synchronously. If a non-synchronous condition is encountered by one of the synchronization circuits, the circuit that detected the lack of synchronization is repeatedly forced to a particular memory location. After a short time interval, the opposite synchronization circuit will eventually be at this same location and synchronous duplex operation will again result.
ABSTRACT OF THE INVENTION
This circuit provides for synchronizing duplex copies of processor controllers. Either controller may be active in the simplex mode. That is, one controller is actively operating and controlling processors, while the other controller is in a standby mode. In this situation, the synchronization circuit synchronize its clock to itself. When a previously standby controller is made active, the control inputs of the standby controller are manipulated such that, the clock of the standby controller is synchronized to the already active controller's clock. Once synchronism is achieved, the controllers are said to be operating in a synchronized duplex mode. The synchronization circuit of each controller then continuously checks to insure that the two controller copies are operating synchronously. If a non-synchronous condition is encountered by one of the synchronization circuits, the circuit that detected the lack of synchronization is repeatedly forced to a particular memory location. After a short time interval, the opposite synchronization circuit will eventually be at this same location and synchronous duplex operation will again result.
Description
or )3~99 DUPLEX` CONTROLLER SYNCHRONIZATION CIRCUIT
BACKGROUND OF THE INVENTION
-This invention pertains to synchronization of duplex processor equipment and more particularly to a circuit for continuously synchronizing duplex processor controllers.
In modern electronic switching, a great number of telephone subscribers are connected to the international switching network via ccn~puter controlled electronic switching systems.
Such electronic switching systems typically have fault tolerant systems at critical points to insure continuous operation of the system. These switching offices have a reliability requirement due to the public policy of providing telephone service 24 hours a day on an uninterrupt basis. Since the central processing unit CUP is the heart of the switching system, the CPU arrangement must be a fault tolerant one. Typical solutions to this problem have been to provide redundant equipment. This redundant equipment must run synchronously, that is, each CPU must perform the same task at the same time. If the processors are not operated synchronously then, for a fault in one processor, service is temporarily interrupted while the other processor is placed on-line and active. In addition, other interface and control equipment which is operated by the central processors is also synchronously operated.
It is required that these processor controllers also operate synchronously and continuously monitor their synchronous operation. Furthermore, it is desirable that these processor controllers automatically and quickly desynchronize themselves for any detected lack of synchronization.
Typical synchronizing systems count clock pulses and modulate the resulting clock outputs by adding or deleting clock pulses, as required. The synchronization circuits which employ these pulse counting techniques are typically complex and difficult to maintain. Further, if a timing parameter is changed, the entire design of the counting circuit must be altered to reflect this change.
aye SUMMARY OF THE Invention A fault tolerant pry w lessor system which includes a clock has plurality processors connected to at least two synchronously operating processor controllers. Each pry w lessor controller has a circuit for synchronizing duplex operation of the processor controllers.
m e circuit for synchronizing has a sequencer which is cyclically operated to produce a number of address output signals, a controller clock signal and a ale æ signal. m e address output signals are transmitted via a number of address leads to address inputs of sequencer. A number of address leads provide for this connection. The address input signals serve to operate the sequencer to produce a next sequence of operation and corresponding output signals.
m e circuit also has a selector, which is connected to the sequencer and to the other circuit for synchronizing l w axed as part of the other processor controller. m e selector operates in response to the controller clock signal to transmit a particular selected controller clock signal.
A detector is connected to the clock, to the sequencer and to the selector. m e detector operates in response to the controller clock signal of the sequencer and to the p æ titular selected controller clock signal of the selector to determine whether a miscomp æ iron of these controller clock signals exists and to produce a corresponding miscomparison signal. An indicator is connected between the detector and the sequencer and provides for producing an address input signal in response to the miscomparison signal.
The sequencer is operated in response to the address input signal to produce a p æ tickle æ fixed next sequence of address output signals, controller clock signal and clear signal, until such time as the other synchronization circuit produces these same output signals; thereby, placing the two processor controllers in synchronization.
12~0399 A BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a block diagram of a multiprocessor configuration which controls synchronous duplex process or controllers embodying the present invention.
Figure 2 is a schematic diagram of the synchronization circuit contained in each processor controller of Figure 1.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring to Figure 1, a number of processors, processor 1 through processor N, are shown connected to two synchronously operating message distributor complex copies (MDC
copy O and MDC copy 1). Each processor is cross-connected to both MDC copies (copies 0 and copy 1). The MDC copies operate to control other circuitry (not shown), which also operates synchronously.
Processor 1 controls the operation of the two copies of the MDC. That is, processor 1 may operate MDC copy 0 in a simplex mode; it may operate MDC copy 1 in a simplex mode or it may operate both Marc copies 0 and l in a duplex synchronous mode.
A status register in each DO which is connected to processor 1 indicates whether that MDC is to synchronous its clock to itself for simplex operation or to synchronize its clock to the other copy for duplex operation. Only processor 1 controls the operation of the status registers, since it is an administrative processor. Each of the processors is cross-connected to both MDC
copies for synchronous duplex operation.
Referring to Figure 2, a synchronization circuit which is part of each MDC copy is shown. Read only memory (RUM) 10 is a 32 X 8 bit device. Rum 10 has its three low order input address bits connected to three specific outputs bits of the Romp These bits are A through A. A fourth address bit A is the SYNC
signal which is connected to the Q output of D-type flip-flop 60.
These four address bits form the four low order address bits supplied for reading from RUM 10.
other outputs of RUM 10 include a bit which is termed the IN SYNC bit. This bit indicates that the addresses through ~0399 which ROM 10 is presently reading or sequencing is synchronized to the other copy or to its own clock copy. Another signal, the low order output bit of RUM 10, is the ARBCLK signal. m is signal is used to monitor the synchronism of the two MDC copies. In S addition, the D-type flip-flop 20 is connected via the ARABESQUE lead to RUM 10. The data transfer via ARBCLR lead is input to the D
input of flip-flop 20. The clock input of flip-flop 20 is connected to the oscillator circuitry (not shown), which provides a 12 MHZ clock signal to operate the MDC circuitry.
The Q output of flip-flop 20 is connected to the D-type flip-flop 30. A clock signal from the oscillator circuitry is connected via the ILK lead to the clock input of flip-flops 20,30 and 40. m e Q output of flip-flop 30 is connected to exclusive OR
gate 50 and to the clock input of flip-flop 60. The Q output of flip-flop 60 is connected via the SYNC lead to RUM 10 as address input bit A.
m e ~YSYNOOUT lead of this synchronization circuit is connected to the opposite copy synchronization circuit via the HISSYNCIN lead to AND gate 72 of the other synchronization circuit. The MYSYNCOUT lead of each MDC copy is cross-connected to the HISSYNCIN lead of the opposite copy of the MDC. This allows for one copy to synchronize to the other copy for synchronous duplex operation. A signal from the MDC status register is transmitted to AND gate 72 via the ~OSC5ELCOPY lead to indicate that synchronization to the other circuit is to be performed. Another signal from the MDC status register is transmitted to AND gate 71 via the -OSCSELCOPY lead to indicate that the circuit is to synchronize to itself. In addition, AND
gate 71 is connected to the Q bar output of flip-flop 20.
AND gates 71 and 72 are connected to OR gate 75. OR
gate 75 is connected to the D input of flip-flop 40. m e Q output of flip-flop 40 is connected as another input to exclusive OR gate 50.
The 12 MHZ clock from the oscillator circuitry is connected via the CUR lead to the clock inputs of flip-flops 20, ~2~0399 30 and 40. A signal is transmitted via the reset lead to flip-flops 20, 30 and 40 in order to clear these flip-flops. In addition, this reset signal is transmitted to OR gate 80 where it is combined with the IN SYNC signal from RUM 10 to clear flip-flop 60.
When the synchronization circuit is initialized, RUM 10 is activated and its address is forced to location 0. RUM 10 may be programmed as shown in Table 1 belt.
LOCATION HEX) A Al A IN SYNC ARABESQUE
BACKGROUND OF THE INVENTION
-This invention pertains to synchronization of duplex processor equipment and more particularly to a circuit for continuously synchronizing duplex processor controllers.
In modern electronic switching, a great number of telephone subscribers are connected to the international switching network via ccn~puter controlled electronic switching systems.
Such electronic switching systems typically have fault tolerant systems at critical points to insure continuous operation of the system. These switching offices have a reliability requirement due to the public policy of providing telephone service 24 hours a day on an uninterrupt basis. Since the central processing unit CUP is the heart of the switching system, the CPU arrangement must be a fault tolerant one. Typical solutions to this problem have been to provide redundant equipment. This redundant equipment must run synchronously, that is, each CPU must perform the same task at the same time. If the processors are not operated synchronously then, for a fault in one processor, service is temporarily interrupted while the other processor is placed on-line and active. In addition, other interface and control equipment which is operated by the central processors is also synchronously operated.
It is required that these processor controllers also operate synchronously and continuously monitor their synchronous operation. Furthermore, it is desirable that these processor controllers automatically and quickly desynchronize themselves for any detected lack of synchronization.
Typical synchronizing systems count clock pulses and modulate the resulting clock outputs by adding or deleting clock pulses, as required. The synchronization circuits which employ these pulse counting techniques are typically complex and difficult to maintain. Further, if a timing parameter is changed, the entire design of the counting circuit must be altered to reflect this change.
aye SUMMARY OF THE Invention A fault tolerant pry w lessor system which includes a clock has plurality processors connected to at least two synchronously operating processor controllers. Each pry w lessor controller has a circuit for synchronizing duplex operation of the processor controllers.
m e circuit for synchronizing has a sequencer which is cyclically operated to produce a number of address output signals, a controller clock signal and a ale æ signal. m e address output signals are transmitted via a number of address leads to address inputs of sequencer. A number of address leads provide for this connection. The address input signals serve to operate the sequencer to produce a next sequence of operation and corresponding output signals.
m e circuit also has a selector, which is connected to the sequencer and to the other circuit for synchronizing l w axed as part of the other processor controller. m e selector operates in response to the controller clock signal to transmit a particular selected controller clock signal.
A detector is connected to the clock, to the sequencer and to the selector. m e detector operates in response to the controller clock signal of the sequencer and to the p æ titular selected controller clock signal of the selector to determine whether a miscomp æ iron of these controller clock signals exists and to produce a corresponding miscomparison signal. An indicator is connected between the detector and the sequencer and provides for producing an address input signal in response to the miscomparison signal.
The sequencer is operated in response to the address input signal to produce a p æ tickle æ fixed next sequence of address output signals, controller clock signal and clear signal, until such time as the other synchronization circuit produces these same output signals; thereby, placing the two processor controllers in synchronization.
12~0399 A BRIEF DESCRIPTION OF THE DRAWINGS
Figure 1 is a block diagram of a multiprocessor configuration which controls synchronous duplex process or controllers embodying the present invention.
Figure 2 is a schematic diagram of the synchronization circuit contained in each processor controller of Figure 1.
DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring to Figure 1, a number of processors, processor 1 through processor N, are shown connected to two synchronously operating message distributor complex copies (MDC
copy O and MDC copy 1). Each processor is cross-connected to both MDC copies (copies 0 and copy 1). The MDC copies operate to control other circuitry (not shown), which also operates synchronously.
Processor 1 controls the operation of the two copies of the MDC. That is, processor 1 may operate MDC copy 0 in a simplex mode; it may operate MDC copy 1 in a simplex mode or it may operate both Marc copies 0 and l in a duplex synchronous mode.
A status register in each DO which is connected to processor 1 indicates whether that MDC is to synchronous its clock to itself for simplex operation or to synchronize its clock to the other copy for duplex operation. Only processor 1 controls the operation of the status registers, since it is an administrative processor. Each of the processors is cross-connected to both MDC
copies for synchronous duplex operation.
Referring to Figure 2, a synchronization circuit which is part of each MDC copy is shown. Read only memory (RUM) 10 is a 32 X 8 bit device. Rum 10 has its three low order input address bits connected to three specific outputs bits of the Romp These bits are A through A. A fourth address bit A is the SYNC
signal which is connected to the Q output of D-type flip-flop 60.
These four address bits form the four low order address bits supplied for reading from RUM 10.
other outputs of RUM 10 include a bit which is termed the IN SYNC bit. This bit indicates that the addresses through ~0399 which ROM 10 is presently reading or sequencing is synchronized to the other copy or to its own clock copy. Another signal, the low order output bit of RUM 10, is the ARBCLK signal. m is signal is used to monitor the synchronism of the two MDC copies. In S addition, the D-type flip-flop 20 is connected via the ARABESQUE lead to RUM 10. The data transfer via ARBCLR lead is input to the D
input of flip-flop 20. The clock input of flip-flop 20 is connected to the oscillator circuitry (not shown), which provides a 12 MHZ clock signal to operate the MDC circuitry.
The Q output of flip-flop 20 is connected to the D-type flip-flop 30. A clock signal from the oscillator circuitry is connected via the ILK lead to the clock input of flip-flops 20,30 and 40. m e Q output of flip-flop 30 is connected to exclusive OR
gate 50 and to the clock input of flip-flop 60. The Q output of flip-flop 60 is connected via the SYNC lead to RUM 10 as address input bit A.
m e ~YSYNOOUT lead of this synchronization circuit is connected to the opposite copy synchronization circuit via the HISSYNCIN lead to AND gate 72 of the other synchronization circuit. The MYSYNCOUT lead of each MDC copy is cross-connected to the HISSYNCIN lead of the opposite copy of the MDC. This allows for one copy to synchronize to the other copy for synchronous duplex operation. A signal from the MDC status register is transmitted to AND gate 72 via the ~OSC5ELCOPY lead to indicate that synchronization to the other circuit is to be performed. Another signal from the MDC status register is transmitted to AND gate 71 via the -OSCSELCOPY lead to indicate that the circuit is to synchronize to itself. In addition, AND
gate 71 is connected to the Q bar output of flip-flop 20.
AND gates 71 and 72 are connected to OR gate 75. OR
gate 75 is connected to the D input of flip-flop 40. m e Q output of flip-flop 40 is connected as another input to exclusive OR gate 50.
The 12 MHZ clock from the oscillator circuitry is connected via the CUR lead to the clock inputs of flip-flops 20, ~2~0399 30 and 40. A signal is transmitted via the reset lead to flip-flops 20, 30 and 40 in order to clear these flip-flops. In addition, this reset signal is transmitted to OR gate 80 where it is combined with the IN SYNC signal from RUM 10 to clear flip-flop 60.
When the synchronization circuit is initialized, RUM 10 is activated and its address is forced to location 0. RUM 10 may be programmed as shown in Table 1 belt.
LOCATION HEX) A Al A IN SYNC ARABESQUE
2 0
3 1 0 0 1 0
4 1 0 1 1 0 1 l 0 l 0 6 l 1 1 1 0 A 0 1 l 0 B 0 l l 0 D 0 l l O
E 0 l 1 0 RUM 10 is programmed, such that, normally it will sequence from a location 0 through 7 and back to location 0 in a cyclic fashion. Two other output bits of RUM 10, which provide control functions for other circuitry, are not shown. Values are output by Rum 10 on the ARABESQUE lead as indicated in Table 1. At each 83 nanosecond interval, the signal on the CUR lead causes flip-flop 20 to latch the value of the ARBCLR signal. m e Q
output of flip-flop 20 is then latched as a data input by flip-flop 30.
124(:~3~9 If the two MDC copies are synchronously operating in duplex made, a signal via the HISSYNCIN lead will be transmitted throllgh AND gate 72, through OR gate 75 on the same clock cycle as that which flip-flop 30 has latched the ARBCLK signal of this circuit. The signal transmitted via the HISSYNCIN lead is the ARBCLK signal of the opposite MDC copy. Flip-flop 40 stores the value the opposite copy ARBCLK. Exclusive OR gate 50 provides a true output for a miscomparison of the ARBCLR signals of the two MDC copies.
As a result, flip-flop 60 latches a logic 1 value and transmits this value via its Q output and via the SYNC lead to RUM
10. As long as a mismatch exists, address bit A becomes a logic 1 on the CUR cycle. Therefore, a value of 8 will be added to whatever the next sequential ROM address happens to be. For example, if the next sequential ROM address (between 0 and 7) was location 3, which indicated an address of location 4 in bits A
through A, then 8 would be added to address 4 and the next address to be fetch would be address 8 plus 4 or address C (HEX).
As can be seen from Table 1, address C contains the location 3 in address bits A through A. In addition, the value of the IN SYNC bit is 0. m is value of the IN SYNC bit will cause gate 80 to produce a logic 1 which will clear flip-flop 60 for one cycle. m hereby, the SYNC lead which is the address bit A will be at logic 0 and the address bits A through A will contain the value of location 3 for the next read access from RUM 10. For each read cycle of RUM 10 in which the ARBCLK signals of the respective synchronization circuits of the two copies miscompare, the circuit, which was instructed to synchronize to the other copy, will produce the miscomparison indication in flip-flop 60 and as a result be forced to read from location 3. m is process will be cyclically repeated until both synchronization circuits are reading from location 3 and are, therefore, in full duplex synchronization.
For beginning duplex operation, in which one MDC copy is active and the other copy was out of service and is being put into service, the active synchronization circuit will be synchronizing to itself. The active synchronization circuit will have the -OSCSELCOPY signal set to enable AND gate 71, so that the Pi LO signal of the synchronization circuit will be compared against itself. m e MDC copy which is being put into service will have the ~OSCSELCDPY signal set to enable AND gate 72 to synchronize its ALEC signal to the ALEC signal of the opposite copy. For simplex operation, the active synchronization circuit has the status bit -OSC5EICOPY signal set so that it synchronizes to its own ARABESQUE signal.
In addition, a reset signal is applied via the reset lead to clear each of the flip-flops 20, 30, 40 and 60. m is reset signal is developed by other MDC circuitry (not shown).
Although the preferred embodiment of the invention has been illustrated, and that form described in detail, it will be readily apparent to those skilled in the art that various deifications may be made therein without departing from the spirit of the invention or from the scope of the appended claims.
E 0 l 1 0 RUM 10 is programmed, such that, normally it will sequence from a location 0 through 7 and back to location 0 in a cyclic fashion. Two other output bits of RUM 10, which provide control functions for other circuitry, are not shown. Values are output by Rum 10 on the ARABESQUE lead as indicated in Table 1. At each 83 nanosecond interval, the signal on the CUR lead causes flip-flop 20 to latch the value of the ARBCLR signal. m e Q
output of flip-flop 20 is then latched as a data input by flip-flop 30.
124(:~3~9 If the two MDC copies are synchronously operating in duplex made, a signal via the HISSYNCIN lead will be transmitted throllgh AND gate 72, through OR gate 75 on the same clock cycle as that which flip-flop 30 has latched the ARBCLK signal of this circuit. The signal transmitted via the HISSYNCIN lead is the ARBCLK signal of the opposite MDC copy. Flip-flop 40 stores the value the opposite copy ARBCLK. Exclusive OR gate 50 provides a true output for a miscomparison of the ARBCLR signals of the two MDC copies.
As a result, flip-flop 60 latches a logic 1 value and transmits this value via its Q output and via the SYNC lead to RUM
10. As long as a mismatch exists, address bit A becomes a logic 1 on the CUR cycle. Therefore, a value of 8 will be added to whatever the next sequential ROM address happens to be. For example, if the next sequential ROM address (between 0 and 7) was location 3, which indicated an address of location 4 in bits A
through A, then 8 would be added to address 4 and the next address to be fetch would be address 8 plus 4 or address C (HEX).
As can be seen from Table 1, address C contains the location 3 in address bits A through A. In addition, the value of the IN SYNC bit is 0. m is value of the IN SYNC bit will cause gate 80 to produce a logic 1 which will clear flip-flop 60 for one cycle. m hereby, the SYNC lead which is the address bit A will be at logic 0 and the address bits A through A will contain the value of location 3 for the next read access from RUM 10. For each read cycle of RUM 10 in which the ARBCLK signals of the respective synchronization circuits of the two copies miscompare, the circuit, which was instructed to synchronize to the other copy, will produce the miscomparison indication in flip-flop 60 and as a result be forced to read from location 3. m is process will be cyclically repeated until both synchronization circuits are reading from location 3 and are, therefore, in full duplex synchronization.
For beginning duplex operation, in which one MDC copy is active and the other copy was out of service and is being put into service, the active synchronization circuit will be synchronizing to itself. The active synchronization circuit will have the -OSCSELCOPY signal set to enable AND gate 71, so that the Pi LO signal of the synchronization circuit will be compared against itself. m e MDC copy which is being put into service will have the ~OSCSELCDPY signal set to enable AND gate 72 to synchronize its ALEC signal to the ALEC signal of the opposite copy. For simplex operation, the active synchronization circuit has the status bit -OSC5EICOPY signal set so that it synchronizes to its own ARABESQUE signal.
In addition, a reset signal is applied via the reset lead to clear each of the flip-flops 20, 30, 40 and 60. m is reset signal is developed by other MDC circuitry (not shown).
Although the preferred embodiment of the invention has been illustrated, and that form described in detail, it will be readily apparent to those skilled in the art that various deifications may be made therein without departing from the spirit of the invention or from the scope of the appended claims.
Claims (9)
1. In a fault tolerant processor system including a clock, a plurality of processors is connected to at least two synchronously operating processor controllers, each processor controller including a circuit for synchronizing, said circuit for synchronizing said processor controllers comprising:
sequencing means cyclically operated to produce a plurality of address output signals, a controller clock signal and a clear signal, said plurality of address output signals being transmitted via a plurality of address leads connecting said address outputs to a corresponding plurality of address inputs to produce a plurality of address input signals to further operate said sequencing means;
selecting means connected to said sequencing means and to a circuit for synchronizing said other processor controller, said selecting means being operated in response to a controller clock signal of said other processor controller to transmit said selected controller clock signal;
detecting means connected to said clock, to said sequencing means and to said selecting means, said detecting means operated in response to said controller clock signal of said sequencing means and to said selected controller clock signal of said other processor controller to determine a miscomparison of said controller clock signals and to produce a miscomparison signal in response to said miscomparison;
indicating means connected between said detecting means and said sequencing means, said indicating means being operated in response to said miscomparison signal to produce an add eight address input signal; and said sequencing means being further operated in response to said add eight address input signal to produce a fixed next sequence of said address output signals, said controller clock signal and said clear signal.
sequencing means cyclically operated to produce a plurality of address output signals, a controller clock signal and a clear signal, said plurality of address output signals being transmitted via a plurality of address leads connecting said address outputs to a corresponding plurality of address inputs to produce a plurality of address input signals to further operate said sequencing means;
selecting means connected to said sequencing means and to a circuit for synchronizing said other processor controller, said selecting means being operated in response to a controller clock signal of said other processor controller to transmit said selected controller clock signal;
detecting means connected to said clock, to said sequencing means and to said selecting means, said detecting means operated in response to said controller clock signal of said sequencing means and to said selected controller clock signal of said other processor controller to determine a miscomparison of said controller clock signals and to produce a miscomparison signal in response to said miscomparison;
indicating means connected between said detecting means and said sequencing means, said indicating means being operated in response to said miscomparison signal to produce an add eight address input signal; and said sequencing means being further operated in response to said add eight address input signal to produce a fixed next sequence of said address output signals, said controller clock signal and said clear signal.
2. A circuit for synchronizing as claimed in claim 1, said selecting means being further connected to at least one processor of said plurality and said selecting means being operated to transmit said controller clock signal of said other processor controller or to transmit said controller clock signal of said sequencing means to said means for detecting.
3. A circuit for synchronizing as claimed in claim 2, wherein there is further included clearing means connected to said indicating means and to said sequencing means, said clearing means being operated in response to said clear signal of said sequencing means to inhibit production of said add eight address input signal.
4. A circuit for synchronizing as claimed in claim 3, said sequencing means including memory means being operated to cyclically read and transmit a plurality of information bits.
5. A circuit for synchronizing as claimed in claim 4, said memory means including a read only memory.
6. A circuit for synchronizing as claimed in claim 5, said detecting means including:
first latching means connected to said clock, to said read only memory via said controller clock signal lead and to said selecting means of said other circuit for synchronization;
second latching means connected to said first latching means and to said clock; and exclusive OR means connected to said second latching means, to said selecting means and to said indicating means.
first latching means connected to said clock, to said read only memory via said controller clock signal lead and to said selecting means of said other circuit for synchronization;
second latching means connected to said first latching means and to said clock; and exclusive OR means connected to said second latching means, to said selecting means and to said indicating means.
7. A circuit for synchronizing as claimed in claim 6, said selecting means including:
first AND gating means connected to said processor and said first latching means;
second AND gating means connected to said processor and to first latching means of said other processor controller circuit for synchronizing;
first OR gating means connected to said first and second AND gating means; and third latching means connected to said clock to said first OR gating means and to said exclusive OR gating means.
first AND gating means connected to said processor and said first latching means;
second AND gating means connected to said processor and to first latching means of said other processor controller circuit for synchronizing;
first OR gating means connected to said first and second AND gating means; and third latching means connected to said clock to said first OR gating means and to said exclusive OR gating means.
8. A circuit for synchronizing as claimed in claim 7, said indicating means including fourth latching means connected to said exclusive OR gating means, to said second latching means and to said read only memory.
9. A circuit for synchronizing as claimed in claim 8, said clearing means including second OR gating means having inverted inputs and inverted outputs, said second OR gating means being connected to said read only memory via said clear signal lead and to said fourth latching means.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/674,212 US4674036A (en) | 1984-11-23 | 1984-11-23 | Duplex controller synchronization circuit for processors which utilizes an address input |
| US674,212 | 1991-03-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1240399A true CA1240399A (en) | 1988-08-09 |
Family
ID=24705759
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000495693A Expired CA1240399A (en) | 1984-11-23 | 1985-11-19 | Duplex controller synchronization circuit |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4674036A (en) |
| CA (1) | CA1240399A (en) |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6227813A (en) * | 1985-07-29 | 1987-02-05 | Hitachi Ltd | Phase synchronization system |
| US4979108A (en) * | 1985-12-20 | 1990-12-18 | Ag Communication Systems Corporation | Task synchronization arrangement and method for remote duplex processors |
| US5251299A (en) * | 1985-12-28 | 1993-10-05 | Fujitsu Limited | System for switching between processors in a multiprocessor system |
| US5159686A (en) * | 1988-02-29 | 1992-10-27 | Convex Computer Corporation | Multi-processor computer system having process-independent communication register addressing |
| US5050070A (en) * | 1988-02-29 | 1991-09-17 | Convex Computer Corporation | Multi-processor computer system having self-allocating processors |
| JPH06251096A (en) * | 1993-02-24 | 1994-09-09 | Nec Ic Microcomput Syst Ltd | Timing verification circuit |
| US5546452A (en) * | 1995-03-02 | 1996-08-13 | Geotel Communications Corp. | Communications system using a central controller to control at least one network and agent system |
| US5758132A (en) * | 1995-03-29 | 1998-05-26 | Telefonaktiebolaget Lm Ericsson | Clock control system and method using circuitry operating at lower clock frequency for selecting and synchronizing the switching of higher frequency clock signals |
| DE19625195A1 (en) * | 1996-06-24 | 1998-01-02 | Siemens Ag | Synchronization method |
| US5987116A (en) * | 1996-12-03 | 1999-11-16 | Northern Telecom Limited | Call center integration with operator services databases |
| US6122364A (en) * | 1997-12-02 | 2000-09-19 | Nortel Networks Corporation | Internet network call center |
| US6070142A (en) * | 1998-04-17 | 2000-05-30 | Andersen Consulting Llp | Virtual customer sales and service center and method |
| US6134530A (en) * | 1998-04-17 | 2000-10-17 | Andersen Consulting Llp | Rule based routing system and method for a virtual sales and service center |
| US6115693A (en) * | 1998-04-17 | 2000-09-05 | Andersen Consulting Llp | Quality center and method for a virtual sales and service center |
| US6064973A (en) * | 1998-04-17 | 2000-05-16 | Andersen Consulting Llp | Context manager and method for a virtual sales and service center |
| US7013305B2 (en) | 2001-10-01 | 2006-03-14 | International Business Machines Corporation | Managing the state of coupling facility structures, detecting by one or more systems coupled to the coupling facility, the suspended state of the duplexed command, detecting being independent of message exchange |
| US6807269B1 (en) | 2000-07-20 | 2004-10-19 | Cisco Technology, Inc. | Call management implemented using call routing engine |
| US6674852B1 (en) | 2000-08-31 | 2004-01-06 | Cisco Technology, Inc. | Call management implemented using call routing engine |
| US6801613B1 (en) | 2000-08-31 | 2004-10-05 | Cisco Technology, Inc. | Associating call appearance with data associated with call |
| US6690789B1 (en) | 2000-08-31 | 2004-02-10 | Cisco Technology, Inc. | Fault tolerant telephony control |
| US6859866B2 (en) | 2001-10-01 | 2005-02-22 | International Business Machines Corporation | Synchronizing processing of commands invoked against duplexed coupling facility structures |
| US6954817B2 (en) * | 2001-10-01 | 2005-10-11 | International Business Machines Corporation | Providing at least one peer connection between a plurality of coupling facilities to couple the plurality of coupling facilities |
| US6910158B2 (en) * | 2001-10-01 | 2005-06-21 | International Business Machines Corporation | Test tool and methods for facilitating testing of duplexed computer functions |
| US6944787B2 (en) * | 2001-10-01 | 2005-09-13 | International Business Machines Corporation | System-managed duplexing of coupling facility structures |
| US6813726B2 (en) | 2001-10-01 | 2004-11-02 | International Business Machines Corporation | Restarting a coupling facility command using a token from another coupling facility command |
| US7099935B2 (en) * | 2001-10-01 | 2006-08-29 | International Business Machines Corporation | Dynamically determining whether to process requests synchronously or asynchronously |
| JP4697314B2 (en) * | 2009-02-05 | 2011-06-08 | 横河電機株式会社 | Duplex field controller |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3810119A (en) * | 1971-05-04 | 1974-05-07 | Us Navy | Processor synchronization scheme |
| US3943494A (en) * | 1974-06-26 | 1976-03-09 | International Business Machines Corporation | Distributed execution processor |
| JPS586973B2 (en) * | 1975-02-20 | 1983-02-07 | パナフアコム カブシキガイシヤ | Memory load bunch access Seigiyohoshiki |
| US4342083A (en) * | 1980-02-05 | 1982-07-27 | The Bendix Corporation | Communication system for a multiple-computer system |
| US4551836A (en) * | 1983-06-22 | 1985-11-05 | Gte Automatic Electric Incorporated | Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system |
| US4580243A (en) * | 1983-09-14 | 1986-04-01 | Gte Automatic Electric Incorporated | Circuit for duplex synchronization of asynchronous signals |
-
1984
- 1984-11-23 US US06/674,212 patent/US4674036A/en not_active Expired - Fee Related
-
1985
- 1985-11-19 CA CA000495693A patent/CA1240399A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| US4674036A (en) | 1987-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1240399A (en) | Duplex controller synchronization circuit | |
| US5349654A (en) | Fault tolerant data exchange unit | |
| EP0051332B1 (en) | Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations | |
| US5600824A (en) | Clock generating means for generating bus clock and chip clock synchronously having frequency ratio of N-1/N responsive to synchronization signal for inhibiting data transfer | |
| CA1217871A (en) | Duplex central processing unit synchronization circuit | |
| US3471686A (en) | Error detection system for synchronized duplicate data processing units | |
| JPH06188850A (en) | System and equipment for data transfer | |
| EP0273249A2 (en) | Fault tolerant switch with selectable operating modes | |
| US4835728A (en) | Deterministic clock control apparatus for a data processing system | |
| US4688222A (en) | Built-in parallel testing circuit for use in a processor | |
| US4811277A (en) | Communication interface | |
| US3735365A (en) | Data exchange system | |
| US4531210A (en) | Digital span reframing circuit | |
| US5442658A (en) | Synchronization apparatus for a synchronous data processing system | |
| US5546396A (en) | Method and apparatus for communicating between a plurality of subcomponents | |
| US4507780A (en) | Digital span frame detection circuit | |
| US5502720A (en) | Packet collecting circuit in data-flow type system | |
| US4740961A (en) | Frame checking arrangement for duplex time multiplexed reframing circuitry | |
| US4023145A (en) | Time division multiplex signal processor | |
| US4551836A (en) | Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system | |
| US4583167A (en) | Procedure and apparatus for conveying external and output data to a processor system | |
| JPH0616277B2 (en) | Event distribution / combining device | |
| US7424636B1 (en) | Method and apparatus for controlling a clock signal of a line card circuit | |
| KR910005492B1 (en) | Clock puleses selection circuit | |
| RU2084950C1 (en) | Device for address alternation in digital network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |