CA1222063A - Crt display control system - Google Patents
Crt display control systemInfo
- Publication number
- CA1222063A CA1222063A CA000418469A CA418469A CA1222063A CA 1222063 A CA1222063 A CA 1222063A CA 000418469 A CA000418469 A CA 000418469A CA 418469 A CA418469 A CA 418469A CA 1222063 A CA1222063 A CA 1222063A
- Authority
- CA
- Canada
- Prior art keywords
- horizontal
- vertical
- signal
- retrace period
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/02—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
- G09G5/022—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using memory planes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
- G09G1/06—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows
- G09G1/14—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible
- G09G1/16—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data using single beam tubes, e.g. three-dimensional or perspective representation, rotation or translation of display pattern, hidden lines, shadows the beam tracing a pattern independent of the information to be displayed, this latter determining the parts of the pattern rendered respectively visible and invisible the pattern of rectangular co-ordinates extending over the whole area of the screen, i.e. television type raster
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/12—Synchronisation between the display unit and other units, e.g. other display units, video-disc players
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Multimedia (AREA)
- Human Computer Interaction (AREA)
- General Engineering & Computer Science (AREA)
- Controls And Circuits For Display Device (AREA)
- Television Systems (AREA)
Abstract
ABSTRACT OF THE DISCLOSURE
A CRT display control system has a display timing signal and a clock signal applied to the signal input terminal and the clock input terminal of a flip-flop, respect-ively, a vertical retrace signal being output from the out-put terminal of the flip-flop, and a microprocessor display-ing the specified data on the CRT display in accordance with the vertical retrace signal.
In addition, a CRT display control system for scroll display consists of a first counter to obtain vertical pulses for CRT vertical scanning by dividing horizontal pulses for CRT horizontal scanning, and an image memory to store image information from one or more screens, and a second counter to obtain an image memory read-out timing signal by dividing the horizontal pulses at a dividing ratio slightly different from that of the first counter.
A CRT display control system has a display timing signal and a clock signal applied to the signal input terminal and the clock input terminal of a flip-flop, respect-ively, a vertical retrace signal being output from the out-put terminal of the flip-flop, and a microprocessor display-ing the specified data on the CRT display in accordance with the vertical retrace signal.
In addition, a CRT display control system for scroll display consists of a first counter to obtain vertical pulses for CRT vertical scanning by dividing horizontal pulses for CRT horizontal scanning, and an image memory to store image information from one or more screens, and a second counter to obtain an image memory read-out timing signal by dividing the horizontal pulses at a dividing ratio slightly different from that of the first counter.
Description
2~L~63 The present invention relates to a CRT Display control system and more particularly to the improvement of a ~RT display which displays characters or graphs required on a general color television set by connection to a personal computer.
Recently, personal computers have spread also to general home life, and an attempt to display the data from a personal computer on a color television set has been made by connecting the color television set as a CRT
display system for the personal computer.
~ ccordingly, an object of the present invention is to provide a CRT display control system which displays characters or graphs required on a color television set by connecting a personal computer to the color television set.
The present invention provides a cathode-ray tube control apparatus for connecting a personal computer with a television receiver to superimpose information provided by the computer on the picture oE a television broadcast, the control device comprising, means for storing data to be displayed, the means for storing receiving the inforrnation provided by the computer for storage therein as the data, oscillator means for producing clock signals in synchronism with horizontal and vertical synchroni~ing signals developed by the television receiver, means for developing timing signals defining a horiæontal scanning display period, a hor zontal scanning retrace period, a vertical scanning display period, and a vertical retrace period by counting the clock signals produced by the oscillator means, means for controlling the read-out of data to be displayed, from the means Eor storing, in accordance with the timing signals received from the means for developin~ and Eor supplying the data for display on the television receiver, means far supplying the timing signal defining the vertical retrace period to the personal computer, the personal computer comprising means for processing desired operations, the means for processing being enabled in response to the timing signal ~L2;Z~ 3 -la-defining the verticaL retrace period to thereby perform the processing during the vertical retrace period.
The present lnvention will be better understood from the detailed description of embodiments given hereinbelow and the accompanying drawing~, which are given by way of .~
~Z'~ 63 illustration only, and thus are not limitative of the present invention.
It should be understood, however, that the detailed description and specific examples given below while indica-ting preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become ap-parent to those skilled in the art fro~l-this detailed description.
In the drawings:
Fig. 1 is a rough block diagram of the CRT display control system of an embodiment of the present invention;
Fig. 2(a) to Fig. 2(d) are time charts explaining the operation of the D-type flip-flop shown in Fig. 1;
Fig. 3 is a truth table for the values of the D-type flip-flop;Fig. 4 is a time chart explaining the operation of a dot converter shown in Fig. l;
Fig. 5 is a rough block diagram of a CRT display control system of another embodiment of the present invention;
Fig. 6 is a table showing select signals to be output from the ROM shown in Fig. 5, Fig. 7 is a block diagram of a CRT display control system of a further another embodiment of the present invention;
Fig. 8 (a) to Fig. 8 (d) are time charts explaining the operation of the embodiment of the present invention shown in FIG.7.
The single-chip CRT controller 42 shown in Figure 1 has basically the functions of out~utting memory addresses MAo ~ MA13 to readout data from a refresh memory 46, outputting raster address signals RAo ~ RA4 to a character generator 47 or others, vertical/horizontal synchronisation for a cathode ray tube 52, cenerating the horozontal/
vertical retrace synchronizing signals displaying a cursor on the screen of CRT 52 and receiving a signal from a light pen 53.
For this reason, the CRT controller 42 contains an internal register group, a horizontal/vertical directional ~2~063 timing generator, a linear address generator, a cursor control circuit, and a light pen detection circuit. The CRT controller 42 is connected to a microprocessor 41 via an address bus AB and a data bus DB. Also 7 the CRT
controller 42 is started according to a timing pulse synch-ronized with a clock signal ~hich has been output from an oscillator 43 and divided by a dot counter 44. That is, the CRT controller 42 sends out the memory address signals MAo ~ MA~3 to a multiplexer ~5. The multiplexer 45 is given address signals Ao - A15 by the microprocessor 41. The multiplexer 45 selects one of the address signals; and out-puts to the refresh memory 46. The refresh memory 46 is connected with the data bus DB via a bus driver 43. Also, the CRT controller 42 sends out the raster address signals RAo ~ RA4 to the character generator 47. When the character generator 47, where character data is stored, has received the raster address signals R~o - RA4, it reads-out character data from the corresponding area in bit parallel mode. The character data is input to a parallel-serial converter 49. Since the parallel-serial converter 49 has received a timing signal from a dot c3unter 44, it converts bit parallel character data into bit serial character data according to the timing signal, and outputs the converted data to a video controller 50~ The video controller 50 receives a display timing (DISPTMG) signal from the CRT
controller 42. The video controller 50, therefore, displays the character data on the CRT display 52 in accordance ~ith the display timing signal.
On the other hand, a signal output from a light pen 53 is fed to a light pen controller 51. When the light pen controller 51 has received the signal from the light pen 53, it sends a strobe signal to CRT controller 42, and at the same time, it sends an interrupt signal to the microprocessor 41 .
In the present embodiment of the invention, a D-type positive edge trigger flip-flop 6 is used to output the vertical display timing signal. The D input terminal of the ~L2ZZ0~i3 D~type flip flop 6 receives a display timing signal at its input terminal D from the CRT controller 42. Also) the raster address signal from the CRT controller 42 is delayed by an integrator circuit composed of a resistor 8 and a condenser 9, and after being inverted by a inverter 7, input to the clock pulse input terminal Cp of D-type flip-flop 6.
The D-type flip-flop 6 is provided with a preset input term-inal and a clear input terminal, and +SV is applied to each of them and from its outpu-t terminal Q supplies a vertical display timing signal to microprocessor 41.
The operation of the D--type flip-flop is explained below with reference to Fig. 2 (a) to Fig. 2 (d) and Fig. 3.
The raster address signal RA~ shown in FigO 2 (a) is delayed by the integrator circuit composed of the res:istance 3 and the condenser 9 (Fig. 2 (b)), and after being inverted by inver~er 7, input to the D-type flip-flop 6. Since the display timing signal shown in Fig. 2 (c) is in a horizontal scanning display period at the rise time of the clock pulse input to the D-type flip-flop 6, the display timing signal becomes high, and a high level signal is output from the output terminal Q of the D-t~ype flip-flop 6. However, the display timing signal goes to its low level during the vert~
ical scanning retrace period, and the output of the D-type flip-flop 6 also goes to its low level. That is, the verti-cal display timing signal is high during the horizontal scanning display period or the horizontal retrace period, and low during the vertical scanning retrace period (refer to Fig. ~ (d)). When the vertical display timing signal is sent to the microprocessor 41, the microprocessor 41 instantaneously determines whether the display ti~ng signal is a vertical retrace period or not. Because of this, comp-ared with the conventional m,_thod of determining the vertical retrace period based on programming, processing time can be lengthened.
As explained above, since this system is so designed that a display timing signal can be sent to the flip-flop according to a clock signal ~hose frequency is almost equal ~z~
to that of the horizontal scan signal, a vertical retrace period signal can be output from the output terminal of the flip-flop, and the central processing unit is able to execu-te processing within the period of the vertical retrace signal.
In addition, in the case of the present em~odiment of the ~nvention, a dot converter 60 is provided in association with a dot counter 44. This dot converter switches-over the dividing ratio of the dot counter 44 in response to the hor-izontal display timing (DISPTMG) signal from the CRT contro-ller 42~
The operation of the dct converter 60 is explained be-low with referenee to Fig. 4.
If the total number of dots to be arrayed in one horiz-ontal scanning period to be used for the horizontal scanningdisplay period and the hori20ntal retrace period is regarded as 455, for example, in the case where the horizontal display timing signal to be sent from the CRT eontroller 42 to the dot converter 60 is at its high level (for a horizontal scan-ning display period), the dot converter 60-selects the normal dividing ratio for the dot counter 44. That is, the dot counter 44 sends out one eloek signal per 8 horizontal dots to the CRT eontroller 42. At the same time, the dot eounter 44 sends out 8 dot-timing si.gnals to the parallel-serial eonverter 49. As a result, horizontal direetional eharacter data for one line of an 8 x 8 dot matrix, which is read out from the refresh memory 46, is displayed on the CRT 52.
Next, if the display ti.ming signal from the CRT eontro-ller 42 is low (horizontal retrace period), the dot eonvert-er 60 switches over the dividing ratio of the dot counter 44.As a result, the counter 44 sends out one character clock si-gnal per 9 horizontal dots t:o the CRT controller 42. At the same time, the dot counter 44 sends out 9 dot timing signals to the parallel-serial eonverter 49. In this way, since one eharaeter cloek signal includes 9 dots, 135 dots in the hor-izontal retrace period are perfectly synchronized with 15 character clock signals. This prevents the horizontal scann-ing frequency from drifting.
Z~63 If the CRT controller executes display control by one char acter unit, and it is impossible to cover all the horizontal directional dots, this invention can be applied.
Another embodiment of the present invention is explain-S ed below~
In Fig. 5 and Fig. 6, the same components as those shown in Fig. 1 are given the same numbers. The CRT controller 42 shown in Fig. 5 is provided with the function of outputting memory address signals MAo ~ ~13 to be used for reading-out data from screen memories 70, 71, and 72. The multip-le~er 45 selects address signal Ao - A15, and sends them to the screen memory 70 or 72.
The screen memories 70, 71, and 72 are provided for storing R (red) picture elements, G (green) picture elements and B
(blue) picture elements separately so that color characters or graphs may be displayed on the CRT display 52. If the screen memories 70, 71, and 72 composes one screen with 320 x 200 dots, three memories of ~k bites each are required.
Referring to Fig. 6, a ROM 55 is so programmed that one of the screen memories, two of them, or all three screen mem-ories may be accessed according to a select signal. To access e.y. the screen memory 70 and the screen memory 72 at the same time, it is necessary to switch-over the multiplex-er 45 to the CPU 41 side, and to send out an address signal including a select signal '111' from the CPU 41 to the ROM 55. When the ROM 55 receives the address signal, it outputs a select signal to select screen memories 70 and 72 at the same time. Therefore, a specific address is specifi-ed for each screen memory 7CI and 72, and data output from the CPU 41 is written. To read-out data from screen memori-es 70 and 72, it is necessary to connect the multiplexer 45 to the CRT controller 42, and to output a select signal to access screen memories 70 and 72 at the same time from the ROM 55. When this select signal has been output, picture element data of screen memories 70 and 72 is read out at the same time. The bit paralle] R,G or B picture element data read out from screen memories 70 and 72 is converted into a ~ZZ~63 bit serial signal by paralle:l-serial converters 75 and 77, and assigned to a video controller 50. The video controller 50 receives a horizontal synchronizing signal and a vertical synchronizing signal from CR~r controller 42. The video controller S0, therefore, disvlays characters or graphs re-quired by inputting the bit serial screen data to the CRT
display 52 according to the horizontal or vertical synchron-izing signal.
As explained above, in the case of the present embodi-ment of the invention, since it is designed so that two of three screen memories may be accessed at the same time, the time required for accessing the screen memories can be reduced.
Another embodiment oE the present invention is fur-ther explained below with reference to figure 7. This embo~
diment is a CRT display control system for scroll display in which image information is moved slowly upward or down-ward on the screen when bein~ displayed on the CRT screen.
In a horizontal oscillator 101, a horizontal pulse train of 15.734 KHz is gen'erated, and applied to a horizontal deflec-tion circuit 102. A first counter 103 generates vertical pulses of 59.37 Hz by dividing the horizontal pulses of 15.734 KHz obtained by the horizontal oscillator 101 by 1/265, for example. A vertical deflection circuit 104 is driven by the vertical pulses. Deflection of the CRT 105 is carried out according to the horizontal and vertical def-lection signals supplied from the horizontal deflection circuit 102 and the vertical deflection circuit 104. An input unit 106 inputs character or graphic information to be displayed on the CRT display screen. An image memory 107 stores the image input signals input from input unit 106.
Ima~e memory 107 is given a memory capacity of at least one screen. An image processing circuit 108 writes the image information into image memory 107 or reads-out the image information from the image memory 107 by synchronizing with the above-mentioned horizontal or vertical pulses in accordance with the input signal sent out from the input ~L~2Z~ 3 signal sent out from the input unit 106. A video amplifier 109 amplifies the read-out image signal, and supplies it to the CRT 105.
A general CRT display is composed of the components 101 to 109. However, a second counter 110 and a circuit chang-ing switch 111 are added to t:he CRT display. For the second counter 110, a dividing ratio slightly di~ferent from that of the first counter 103 (1/265) should be specified. For example, when image information ~characters, etc.3 being displayed on the CRT display screen is to be slowly scrolled upward, the dividing ratio of the second counter 110 is for example 1/264.
If a stationary image is to be displayed using the CRT
display composed as described above, it is necessary to use the vertical pulse (Fig. 8 (a)) obtained by the first count-er 103, and to supply it to 1:he image processing circuit 108.
At this time, as shown in Fig. 8 (b), image information is read out sequentially from the image memory 107 by synchron-izing with the vertical pulse (that is, synchronizing with the vertical scan of the CRT 105). As a result, a station-ary image is displayed on the CRT display screen.
However, if the circuit changing switch 111 has been switched-over to the output side of the second counter 110, a read-out timing signal as shown in Fig. 8 (c), whose per-iod (16.78 msecO) is shorter than the vertical pulse (16.84 msec.) by one line, is fetched from the second counter 110 via the circuit changing switch 111, and image signals as shown in Fig. 8 (d) are read out sequentially from image memory 107 based on the read out timing signal in the image processing circuit. The image signals read out in this way are amplified by the video amplifier 109, and supplied to the CRT 105. As a result, image information being displayed on the CRT display screen is moved slowly upwardly. That is, the scroll display is carried out at this time.
To increase the scroll speed the second counter 110; is set to a larger dividing ratio for example 1j263 or 1/262.
Also, to move image information on the screen downwardly, Z~J~3 the dividiny ratio is set to 1/266 or 1/267, which is small-er than that of the first counter 103 (1/265).
The CRT display of the present embodiment of the inven-tion realizes scrolled display on the CRT display easily by adding the second counter, setting the dividing ratio of the second coun-ter to a value slightly different from that of the first counter (vertical counter), and obtaining the image memory read-out timing signal from the second counter.
Information stored in the image memory need not be rewritten each time.
The invention being thus described, it will be obvious that the same way be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of -the invention, and all such modifications are intended to be included within the scope of the following claims.
Recently, personal computers have spread also to general home life, and an attempt to display the data from a personal computer on a color television set has been made by connecting the color television set as a CRT
display system for the personal computer.
~ ccordingly, an object of the present invention is to provide a CRT display control system which displays characters or graphs required on a color television set by connecting a personal computer to the color television set.
The present invention provides a cathode-ray tube control apparatus for connecting a personal computer with a television receiver to superimpose information provided by the computer on the picture oE a television broadcast, the control device comprising, means for storing data to be displayed, the means for storing receiving the inforrnation provided by the computer for storage therein as the data, oscillator means for producing clock signals in synchronism with horizontal and vertical synchroni~ing signals developed by the television receiver, means for developing timing signals defining a horiæontal scanning display period, a hor zontal scanning retrace period, a vertical scanning display period, and a vertical retrace period by counting the clock signals produced by the oscillator means, means for controlling the read-out of data to be displayed, from the means Eor storing, in accordance with the timing signals received from the means for developin~ and Eor supplying the data for display on the television receiver, means far supplying the timing signal defining the vertical retrace period to the personal computer, the personal computer comprising means for processing desired operations, the means for processing being enabled in response to the timing signal ~L2;Z~ 3 -la-defining the verticaL retrace period to thereby perform the processing during the vertical retrace period.
The present lnvention will be better understood from the detailed description of embodiments given hereinbelow and the accompanying drawing~, which are given by way of .~
~Z'~ 63 illustration only, and thus are not limitative of the present invention.
It should be understood, however, that the detailed description and specific examples given below while indica-ting preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become ap-parent to those skilled in the art fro~l-this detailed description.
In the drawings:
Fig. 1 is a rough block diagram of the CRT display control system of an embodiment of the present invention;
Fig. 2(a) to Fig. 2(d) are time charts explaining the operation of the D-type flip-flop shown in Fig. 1;
Fig. 3 is a truth table for the values of the D-type flip-flop;Fig. 4 is a time chart explaining the operation of a dot converter shown in Fig. l;
Fig. 5 is a rough block diagram of a CRT display control system of another embodiment of the present invention;
Fig. 6 is a table showing select signals to be output from the ROM shown in Fig. 5, Fig. 7 is a block diagram of a CRT display control system of a further another embodiment of the present invention;
Fig. 8 (a) to Fig. 8 (d) are time charts explaining the operation of the embodiment of the present invention shown in FIG.7.
The single-chip CRT controller 42 shown in Figure 1 has basically the functions of out~utting memory addresses MAo ~ MA13 to readout data from a refresh memory 46, outputting raster address signals RAo ~ RA4 to a character generator 47 or others, vertical/horizontal synchronisation for a cathode ray tube 52, cenerating the horozontal/
vertical retrace synchronizing signals displaying a cursor on the screen of CRT 52 and receiving a signal from a light pen 53.
For this reason, the CRT controller 42 contains an internal register group, a horizontal/vertical directional ~2~063 timing generator, a linear address generator, a cursor control circuit, and a light pen detection circuit. The CRT controller 42 is connected to a microprocessor 41 via an address bus AB and a data bus DB. Also 7 the CRT
controller 42 is started according to a timing pulse synch-ronized with a clock signal ~hich has been output from an oscillator 43 and divided by a dot counter 44. That is, the CRT controller 42 sends out the memory address signals MAo ~ MA~3 to a multiplexer ~5. The multiplexer 45 is given address signals Ao - A15 by the microprocessor 41. The multiplexer 45 selects one of the address signals; and out-puts to the refresh memory 46. The refresh memory 46 is connected with the data bus DB via a bus driver 43. Also, the CRT controller 42 sends out the raster address signals RAo ~ RA4 to the character generator 47. When the character generator 47, where character data is stored, has received the raster address signals R~o - RA4, it reads-out character data from the corresponding area in bit parallel mode. The character data is input to a parallel-serial converter 49. Since the parallel-serial converter 49 has received a timing signal from a dot c3unter 44, it converts bit parallel character data into bit serial character data according to the timing signal, and outputs the converted data to a video controller 50~ The video controller 50 receives a display timing (DISPTMG) signal from the CRT
controller 42. The video controller 50, therefore, displays the character data on the CRT display 52 in accordance ~ith the display timing signal.
On the other hand, a signal output from a light pen 53 is fed to a light pen controller 51. When the light pen controller 51 has received the signal from the light pen 53, it sends a strobe signal to CRT controller 42, and at the same time, it sends an interrupt signal to the microprocessor 41 .
In the present embodiment of the invention, a D-type positive edge trigger flip-flop 6 is used to output the vertical display timing signal. The D input terminal of the ~L2ZZ0~i3 D~type flip flop 6 receives a display timing signal at its input terminal D from the CRT controller 42. Also) the raster address signal from the CRT controller 42 is delayed by an integrator circuit composed of a resistor 8 and a condenser 9, and after being inverted by a inverter 7, input to the clock pulse input terminal Cp of D-type flip-flop 6.
The D-type flip-flop 6 is provided with a preset input term-inal and a clear input terminal, and +SV is applied to each of them and from its outpu-t terminal Q supplies a vertical display timing signal to microprocessor 41.
The operation of the D--type flip-flop is explained below with reference to Fig. 2 (a) to Fig. 2 (d) and Fig. 3.
The raster address signal RA~ shown in FigO 2 (a) is delayed by the integrator circuit composed of the res:istance 3 and the condenser 9 (Fig. 2 (b)), and after being inverted by inver~er 7, input to the D-type flip-flop 6. Since the display timing signal shown in Fig. 2 (c) is in a horizontal scanning display period at the rise time of the clock pulse input to the D-type flip-flop 6, the display timing signal becomes high, and a high level signal is output from the output terminal Q of the D-t~ype flip-flop 6. However, the display timing signal goes to its low level during the vert~
ical scanning retrace period, and the output of the D-type flip-flop 6 also goes to its low level. That is, the verti-cal display timing signal is high during the horizontal scanning display period or the horizontal retrace period, and low during the vertical scanning retrace period (refer to Fig. ~ (d)). When the vertical display timing signal is sent to the microprocessor 41, the microprocessor 41 instantaneously determines whether the display ti~ng signal is a vertical retrace period or not. Because of this, comp-ared with the conventional m,_thod of determining the vertical retrace period based on programming, processing time can be lengthened.
As explained above, since this system is so designed that a display timing signal can be sent to the flip-flop according to a clock signal ~hose frequency is almost equal ~z~
to that of the horizontal scan signal, a vertical retrace period signal can be output from the output terminal of the flip-flop, and the central processing unit is able to execu-te processing within the period of the vertical retrace signal.
In addition, in the case of the present em~odiment of the ~nvention, a dot converter 60 is provided in association with a dot counter 44. This dot converter switches-over the dividing ratio of the dot counter 44 in response to the hor-izontal display timing (DISPTMG) signal from the CRT contro-ller 42~
The operation of the dct converter 60 is explained be-low with referenee to Fig. 4.
If the total number of dots to be arrayed in one horiz-ontal scanning period to be used for the horizontal scanningdisplay period and the hori20ntal retrace period is regarded as 455, for example, in the case where the horizontal display timing signal to be sent from the CRT eontroller 42 to the dot converter 60 is at its high level (for a horizontal scan-ning display period), the dot converter 60-selects the normal dividing ratio for the dot counter 44. That is, the dot counter 44 sends out one eloek signal per 8 horizontal dots to the CRT eontroller 42. At the same time, the dot eounter 44 sends out 8 dot-timing si.gnals to the parallel-serial eonverter 49. As a result, horizontal direetional eharacter data for one line of an 8 x 8 dot matrix, which is read out from the refresh memory 46, is displayed on the CRT 52.
Next, if the display ti.ming signal from the CRT eontro-ller 42 is low (horizontal retrace period), the dot eonvert-er 60 switches over the dividing ratio of the dot counter 44.As a result, the counter 44 sends out one character clock si-gnal per 9 horizontal dots t:o the CRT controller 42. At the same time, the dot counter 44 sends out 9 dot timing signals to the parallel-serial eonverter 49. In this way, since one eharaeter cloek signal includes 9 dots, 135 dots in the hor-izontal retrace period are perfectly synchronized with 15 character clock signals. This prevents the horizontal scann-ing frequency from drifting.
Z~63 If the CRT controller executes display control by one char acter unit, and it is impossible to cover all the horizontal directional dots, this invention can be applied.
Another embodiment of the present invention is explain-S ed below~
In Fig. 5 and Fig. 6, the same components as those shown in Fig. 1 are given the same numbers. The CRT controller 42 shown in Fig. 5 is provided with the function of outputting memory address signals MAo ~ ~13 to be used for reading-out data from screen memories 70, 71, and 72. The multip-le~er 45 selects address signal Ao - A15, and sends them to the screen memory 70 or 72.
The screen memories 70, 71, and 72 are provided for storing R (red) picture elements, G (green) picture elements and B
(blue) picture elements separately so that color characters or graphs may be displayed on the CRT display 52. If the screen memories 70, 71, and 72 composes one screen with 320 x 200 dots, three memories of ~k bites each are required.
Referring to Fig. 6, a ROM 55 is so programmed that one of the screen memories, two of them, or all three screen mem-ories may be accessed according to a select signal. To access e.y. the screen memory 70 and the screen memory 72 at the same time, it is necessary to switch-over the multiplex-er 45 to the CPU 41 side, and to send out an address signal including a select signal '111' from the CPU 41 to the ROM 55. When the ROM 55 receives the address signal, it outputs a select signal to select screen memories 70 and 72 at the same time. Therefore, a specific address is specifi-ed for each screen memory 7CI and 72, and data output from the CPU 41 is written. To read-out data from screen memori-es 70 and 72, it is necessary to connect the multiplexer 45 to the CRT controller 42, and to output a select signal to access screen memories 70 and 72 at the same time from the ROM 55. When this select signal has been output, picture element data of screen memories 70 and 72 is read out at the same time. The bit paralle] R,G or B picture element data read out from screen memories 70 and 72 is converted into a ~ZZ~63 bit serial signal by paralle:l-serial converters 75 and 77, and assigned to a video controller 50. The video controller 50 receives a horizontal synchronizing signal and a vertical synchronizing signal from CR~r controller 42. The video controller S0, therefore, disvlays characters or graphs re-quired by inputting the bit serial screen data to the CRT
display 52 according to the horizontal or vertical synchron-izing signal.
As explained above, in the case of the present embodi-ment of the invention, since it is designed so that two of three screen memories may be accessed at the same time, the time required for accessing the screen memories can be reduced.
Another embodiment oE the present invention is fur-ther explained below with reference to figure 7. This embo~
diment is a CRT display control system for scroll display in which image information is moved slowly upward or down-ward on the screen when bein~ displayed on the CRT screen.
In a horizontal oscillator 101, a horizontal pulse train of 15.734 KHz is gen'erated, and applied to a horizontal deflec-tion circuit 102. A first counter 103 generates vertical pulses of 59.37 Hz by dividing the horizontal pulses of 15.734 KHz obtained by the horizontal oscillator 101 by 1/265, for example. A vertical deflection circuit 104 is driven by the vertical pulses. Deflection of the CRT 105 is carried out according to the horizontal and vertical def-lection signals supplied from the horizontal deflection circuit 102 and the vertical deflection circuit 104. An input unit 106 inputs character or graphic information to be displayed on the CRT display screen. An image memory 107 stores the image input signals input from input unit 106.
Ima~e memory 107 is given a memory capacity of at least one screen. An image processing circuit 108 writes the image information into image memory 107 or reads-out the image information from the image memory 107 by synchronizing with the above-mentioned horizontal or vertical pulses in accordance with the input signal sent out from the input ~L~2Z~ 3 signal sent out from the input unit 106. A video amplifier 109 amplifies the read-out image signal, and supplies it to the CRT 105.
A general CRT display is composed of the components 101 to 109. However, a second counter 110 and a circuit chang-ing switch 111 are added to t:he CRT display. For the second counter 110, a dividing ratio slightly di~ferent from that of the first counter 103 (1/265) should be specified. For example, when image information ~characters, etc.3 being displayed on the CRT display screen is to be slowly scrolled upward, the dividing ratio of the second counter 110 is for example 1/264.
If a stationary image is to be displayed using the CRT
display composed as described above, it is necessary to use the vertical pulse (Fig. 8 (a)) obtained by the first count-er 103, and to supply it to 1:he image processing circuit 108.
At this time, as shown in Fig. 8 (b), image information is read out sequentially from the image memory 107 by synchron-izing with the vertical pulse (that is, synchronizing with the vertical scan of the CRT 105). As a result, a station-ary image is displayed on the CRT display screen.
However, if the circuit changing switch 111 has been switched-over to the output side of the second counter 110, a read-out timing signal as shown in Fig. 8 (c), whose per-iod (16.78 msecO) is shorter than the vertical pulse (16.84 msec.) by one line, is fetched from the second counter 110 via the circuit changing switch 111, and image signals as shown in Fig. 8 (d) are read out sequentially from image memory 107 based on the read out timing signal in the image processing circuit. The image signals read out in this way are amplified by the video amplifier 109, and supplied to the CRT 105. As a result, image information being displayed on the CRT display screen is moved slowly upwardly. That is, the scroll display is carried out at this time.
To increase the scroll speed the second counter 110; is set to a larger dividing ratio for example 1j263 or 1/262.
Also, to move image information on the screen downwardly, Z~J~3 the dividiny ratio is set to 1/266 or 1/267, which is small-er than that of the first counter 103 (1/265).
The CRT display of the present embodiment of the inven-tion realizes scrolled display on the CRT display easily by adding the second counter, setting the dividing ratio of the second coun-ter to a value slightly different from that of the first counter (vertical counter), and obtaining the image memory read-out timing signal from the second counter.
Information stored in the image memory need not be rewritten each time.
The invention being thus described, it will be obvious that the same way be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of -the invention, and all such modifications are intended to be included within the scope of the following claims.
Claims (8)
PROPERTY OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:
1. A cathode-ray tube control apparatus for connecting a personal computer with a television receiver to superimpose information provided by the computer on the picture of a television broadcast, the control device comprising:
means for storing data to be displayed, said means for storing receiving said information provided by said computer for storage therein as said data;
oscillator means for producing clock signals in synchronism with horizontal and vertical synchronizing signals developed by said television receiver;
means for developing timing signals defining a horizontal scanning display period, a horizontal scanning retrace period, a vertical scanning display period, and a vertical retrace period by counting the clock signals produced by said oscillator means;
means for controlling the read-out of data to be displayed, from said means for storing, in accordance with said timing signals received from said means for developing and for supplying the data for display on said television receiver;
means for supplying a said timing signal defining said vertical retrace period to said personal computer;
said personal computer comprising means for processing desired operations, said means for processing being enabled in response to said timing signal defining said vertical retrace period to thereby perform said processing during said vertical retrace period.
means for storing data to be displayed, said means for storing receiving said information provided by said computer for storage therein as said data;
oscillator means for producing clock signals in synchronism with horizontal and vertical synchronizing signals developed by said television receiver;
means for developing timing signals defining a horizontal scanning display period, a horizontal scanning retrace period, a vertical scanning display period, and a vertical retrace period by counting the clock signals produced by said oscillator means;
means for controlling the read-out of data to be displayed, from said means for storing, in accordance with said timing signals received from said means for developing and for supplying the data for display on said television receiver;
means for supplying a said timing signal defining said vertical retrace period to said personal computer;
said personal computer comprising means for processing desired operations, said means for processing being enabled in response to said timing signal defining said vertical retrace period to thereby perform said processing during said vertical retrace period.
2. A cathode-ray tube control apparatus as set forth in Claim 1, wherein said timing signals including a character timing signal including a plurality of character representation pulses each representative of a character having a predetermined number of display dots, all multiples of said character representation pulses having a frequency different from the chrominance subcarrier frequency of the signal supplied to said television receiver to develop said picture of a television broadcast;
said timing signal developing means comprising;
means for counting said character representation pulses; and means for modifying the count of said means for counting so as to alter the length of character representation pulses developed during each of the horizontal retrace period so that said chromanance sub-carrier frequency is a multiple of the frequency of the total of said character representation pulses developed during both said horizontal scanning retrace period and said horizontal scanning display period;
said picture elements thereby being developed horizontally on the screen of the television receiver to form one picture with said television broadcast.
said timing signal developing means comprising;
means for counting said character representation pulses; and means for modifying the count of said means for counting so as to alter the length of character representation pulses developed during each of the horizontal retrace period so that said chromanance sub-carrier frequency is a multiple of the frequency of the total of said character representation pulses developed during both said horizontal scanning retrace period and said horizontal scanning display period;
said picture elements thereby being developed horizontally on the screen of the television receiver to form one picture with said television broadcast.
3. A cathode-ray tube control apparatus for connecting a personal computer with a television receiver to superimpose information provided by the computer on the picture of a television broadcast, the control device comprising:
means for storing data to be displayed, said means for storing receiving said information provided by said computer for storage thereon as said data, oscillator means for producing clock signals in synchronism with horizontal and vertical synchronizing signals developed by said television receiver, means for developing display timing signals including a horizontal scanning display period signal, a horizontal retrace period signal, a vertical scanning display period signal, and a vertical retrace period signal by counting the clock signals produced by the oscillator means, means for providing said vertical retrace period signal to said personal computer in accordance with both said display timing signals and said clock signals, and means for controlling the read-out, from said means for storing, of data to be displayed in accordance with said vertical retrace period signal and for supplying the data to the television receiver, said personal computer comprising means for processing desired operations, said means for processing being enabled in response to said vertical retrace period signal to thereby perform said processing during said vertical retrace period.
means for storing data to be displayed, said means for storing receiving said information provided by said computer for storage thereon as said data, oscillator means for producing clock signals in synchronism with horizontal and vertical synchronizing signals developed by said television receiver, means for developing display timing signals including a horizontal scanning display period signal, a horizontal retrace period signal, a vertical scanning display period signal, and a vertical retrace period signal by counting the clock signals produced by the oscillator means, means for providing said vertical retrace period signal to said personal computer in accordance with both said display timing signals and said clock signals, and means for controlling the read-out, from said means for storing, of data to be displayed in accordance with said vertical retrace period signal and for supplying the data to the television receiver, said personal computer comprising means for processing desired operations, said means for processing being enabled in response to said vertical retrace period signal to thereby perform said processing during said vertical retrace period.
4. A cathode-ray tube control device as set forth in Claim 3, wherein the storing means are comprised of at least three image memories for respectively storing red picture element data, green picture element data, and blue picture element data.
5. A cathode-ray tube control device as set forth in Claim 4, further comprising means for providing address signals to said memories, and a means for simultaneously specifying addresses of at least two of the at least three image memories in response to the address signals.
6. The cathode-ray tube display apparatus of Claim 3 further comprising:
a horizontal oscillator circuit for producing horizontal pulses to effect horizontal deflecting scan in a cathode-ray tube, a first counter for dividing the horizontal pulses using a predetermined frequency division ratio into vertical pulses for vertical deflecting scan in the cathode-ray tube, an image memory capable of storing image information equivalent to at least one picture of the screen, and a second counter for dividing the horizontal pulses into a timing signal for access to the image memory, said timing signal having frequency division ratio slightly different from that of the first counter, whereby the image information displayed on the screen of the cathode-ray tube can be scrolled as needed.
a horizontal oscillator circuit for producing horizontal pulses to effect horizontal deflecting scan in a cathode-ray tube, a first counter for dividing the horizontal pulses using a predetermined frequency division ratio into vertical pulses for vertical deflecting scan in the cathode-ray tube, an image memory capable of storing image information equivalent to at least one picture of the screen, and a second counter for dividing the horizontal pulses into a timing signal for access to the image memory, said timing signal having frequency division ratio slightly different from that of the first counter, whereby the image information displayed on the screen of the cathode-ray tube can be scrolled as needed.
7. The apparatus of Claim 1 further comprising flip-flop means for developing said timing signal defining said vertical retrace period provided said personal computer.
8. The apparatus of Claim 3 wherein said means for delivering comprises a flip-flop.
Applications Claiming Priority (8)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57146573A JPS5936291A (en) | 1982-08-24 | 1982-08-24 | Crt display controller |
| JPP57-146573 | 1982-08-24 | ||
| JP57148399A JPS5937588A (en) | 1982-08-25 | 1982-08-25 | Crt display controller |
| JPP57-148399 | 1982-08-25 | ||
| JP57148542A JPS5937589A (en) | 1982-08-26 | 1982-08-26 | Crt display |
| JPP57-148542 | 1982-08-26 | ||
| JPP57-151341 | 1982-08-30 | ||
| JP57151341A JPS5940694A (en) | 1982-08-30 | 1982-08-30 | Crt display controller |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1222063A true CA1222063A (en) | 1987-05-19 |
Family
ID=27472721
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000418469A Expired CA1222063A (en) | 1982-08-24 | 1982-12-23 | Crt display control system |
| CA000435208A Expired CA1229908A (en) | 1982-08-24 | 1983-08-23 | Crt display control device |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000435208A Expired CA1229908A (en) | 1982-08-24 | 1983-08-23 | Crt display control device |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US4899139A (en) |
| EP (1) | EP0103982B2 (en) |
| KR (1) | KR900007406B1 (en) |
| BR (1) | BR8304655A (en) |
| CA (2) | CA1222063A (en) |
| DE (1) | DE3381264D1 (en) |
| ES (1) | ES8501899A1 (en) |
Families Citing this family (41)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5202669A (en) * | 1982-08-24 | 1993-04-13 | Sharp Kabushiki Kaisha | Display control device for superimposing data with a broadcast signal on a television screen |
| JPH0640256B2 (en) * | 1983-12-26 | 1994-05-25 | 株式会社日立製作所 | Display controller |
| US4631585A (en) * | 1984-05-07 | 1986-12-23 | Rca Corporation | Apparatus for synchronizing the operation of a microprocessor with a television synchronization signal useful in generating an on-screen character display |
| JPH0786743B2 (en) * | 1984-05-25 | 1995-09-20 | 株式会社アスキー | Display controller |
| DE3722169C2 (en) * | 1987-07-04 | 1997-06-05 | Thomson Brandt Gmbh | Method and device for carrying out the method for adapting a multi-mode monitor to a personal computer |
| JPH01221070A (en) * | 1988-02-29 | 1989-09-04 | Casio Comput Co Ltd | Image information processor |
| US5068647A (en) * | 1989-04-03 | 1991-11-26 | Allied-Signal Inc. | Digital blanker for scanned displays |
| US5134484A (en) * | 1989-06-01 | 1992-07-28 | Mindseye Educational Systems, Inc. | Superimposing method and apparatus useful for subliminal messages |
| NL8903087A (en) | 1989-12-18 | 1991-07-16 | Philips Nv | PHASE COUPLED CLOCK SIGNAL GENERATOR AND CHARACTER GENERATOR FITTED WITH A PHASE COUPLED CLOCK SIGNAL GENERATOR. |
| JPH05304641A (en) * | 1992-04-24 | 1993-11-16 | Victor Co Of Japan Ltd | Television receiver |
| JPH05336441A (en) * | 1992-06-03 | 1993-12-17 | Pioneer Electron Corp | Video synthesis effect device |
| US5523791A (en) * | 1993-10-12 | 1996-06-04 | Berman; John L. | Method and apparatus for applying overlay images |
| US5563665A (en) * | 1993-12-29 | 1996-10-08 | Chang; Darwin | Video signal controller for use with a multi-sync monitor for displaying a plurality of different types of video signals |
| BR9507311A (en) * | 1994-04-08 | 1997-10-07 | Prevue International Inc | Interactive scrolling program guide |
| US5502504A (en) * | 1994-04-28 | 1996-03-26 | Prevue Networks, Inc. | Video mix program guide |
| US6769128B1 (en) | 1995-06-07 | 2004-07-27 | United Video Properties, Inc. | Electronic television program guide schedule system and method with data feed access |
| US6469753B1 (en) * | 1996-05-03 | 2002-10-22 | Starsight Telecast, Inc. | Information system |
| US6687906B1 (en) | 1996-12-19 | 2004-02-03 | Index Systems, Inc. | EPG with advertising inserts |
| US8635649B2 (en) * | 1996-12-19 | 2014-01-21 | Gemstar Development Corporation | System and method for modifying advertisement responsive to EPG information |
| AU733993B2 (en) | 1997-07-21 | 2001-05-31 | Rovi Guides, Inc. | Systems and methods for displaying and recording control interfaces |
| JPH1155569A (en) * | 1997-08-05 | 1999-02-26 | Sharp Corp | Display control circuit |
| US7185355B1 (en) | 1998-03-04 | 2007-02-27 | United Video Properties, Inc. | Program guide system with preference profiles |
| US20020095676A1 (en) * | 1998-05-15 | 2002-07-18 | Robert A. Knee | Interactive television program guide system for determining user values for demographic categories |
| US6898762B2 (en) | 1998-08-21 | 2005-05-24 | United Video Properties, Inc. | Client-server electronic program guide |
| US6934963B1 (en) | 1998-09-22 | 2005-08-23 | United Video Properties, Inc. | Interactive television program guide with passive content |
| US20100257553A1 (en) * | 1998-11-18 | 2010-10-07 | Gemstar Development Corporation | Systems and methods for advertising traffic control and billing |
| US20060242665A1 (en) * | 1999-07-20 | 2006-10-26 | United Video Properties, Inc. | Interactive television program guide systems with initial channel tuning |
| US20020124255A1 (en) * | 1999-12-10 | 2002-09-05 | United Video Properties, Inc. | Systems and methods for coordinating interactive and passive advertisement and merchandising opportunities |
| AU4790101A (en) * | 2000-03-31 | 2001-10-15 | United Video Properties Inc | Interactive media system and method for presenting pause-time content |
| US20100175084A1 (en) * | 2001-07-12 | 2010-07-08 | Ellis Michael D | Interactive television system with messaging and related promotions |
| US7788266B2 (en) | 2005-08-26 | 2010-08-31 | Veveo, Inc. | Method and system for processing ambiguous, multi-term search queries |
| US9113107B2 (en) * | 2005-11-08 | 2015-08-18 | Rovi Guides, Inc. | Interactive advertising and program promotion in an interactive television system |
| US7657526B2 (en) | 2006-03-06 | 2010-02-02 | Veveo, Inc. | Methods and systems for selecting and presenting content based on activity level spikes associated with the content |
| US8316394B2 (en) | 2006-03-24 | 2012-11-20 | United Video Properties, Inc. | Interactive media guidance application with intelligent navigation and display features |
| US8832742B2 (en) | 2006-10-06 | 2014-09-09 | United Video Properties, Inc. | Systems and methods for acquiring, categorizing and delivering media in interactive media guidance applications |
| US7801888B2 (en) | 2007-03-09 | 2010-09-21 | Microsoft Corporation | Media content search results ranked by popularity |
| US9166714B2 (en) | 2009-09-11 | 2015-10-20 | Veveo, Inc. | Method of and system for presenting enriched video viewing analytics |
| US8359616B2 (en) * | 2009-09-30 | 2013-01-22 | United Video Properties, Inc. | Systems and methods for automatically generating advertisements using a media guidance application |
| US9736524B2 (en) | 2011-01-06 | 2017-08-15 | Veveo, Inc. | Methods of and systems for content search based on environment sampling |
| US9147198B2 (en) | 2013-01-10 | 2015-09-29 | Rovi Technologies Corporation | Systems and methods for providing an interface for data driven media placement |
| US9288521B2 (en) | 2014-05-28 | 2016-03-15 | Rovi Guides, Inc. | Systems and methods for updating media asset data based on pause point in the media asset |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3903510A (en) * | 1973-11-09 | 1975-09-02 | Teletype Corp | Scrolling circuit for a visual display apparatus |
| US3891792A (en) * | 1974-06-25 | 1975-06-24 | Asahi Broadcasting | Television character crawl display method and apparatus |
| US4209832A (en) * | 1978-06-13 | 1980-06-24 | Chrysler Corporation | Computer-generated display for a fire control combat simulator |
| US4342029A (en) * | 1979-01-31 | 1982-07-27 | Grumman Aerospace Corporation | Color graphics display terminal |
| DE2909660C3 (en) * | 1979-03-12 | 1981-12-17 | Kernforschungsanlage Jülich GmbH, 5170 Jülich | Method and device for displaying information in alphanumeric form on a display device operating according to the line grid method |
| SE411007B (en) * | 1979-03-30 | 1979-11-19 | Globe Computers Ab | PROCEDURE AND DEVICE FOR SYNCHRONIZING A DIGITAL MEMORY WITH AN EXISTING TV SYSTEM |
| US4309700A (en) * | 1980-05-22 | 1982-01-05 | Technology Marketing, Inc. | Cathode ray tube controller |
| US4346407A (en) * | 1980-06-16 | 1982-08-24 | Sanders Associates, Inc. | Apparatus for synchronization of a source of computer controlled video to another video source |
| FR2501399B1 (en) * | 1981-03-03 | 1987-06-19 | France Etat | DEVICE FOR DISPLAYING GRAPHIC MESSAGES TRANSMITTED BY VIDEOTEX SYSTEMS |
| US4425581A (en) * | 1981-04-17 | 1984-01-10 | Corporation For Public Broadcasting | System for overlaying a computer generated video signal on an NTSC video signal |
| US4498098A (en) * | 1982-06-02 | 1985-02-05 | Digital Equipment Corporation | Apparatus for combining a video signal with graphics and text from a computer |
-
1982
- 1982-12-23 CA CA000418469A patent/CA1222063A/en not_active Expired
-
1983
- 1983-08-15 DE DE8383304726T patent/DE3381264D1/en not_active Expired - Lifetime
- 1983-08-15 EP EP83304726A patent/EP0103982B2/en not_active Expired - Lifetime
- 1983-08-19 US US06/524,866 patent/US4899139A/en not_active Expired - Lifetime
- 1983-08-23 CA CA000435208A patent/CA1229908A/en not_active Expired
- 1983-08-23 ES ES525100A patent/ES8501899A1/en not_active Expired
- 1983-08-24 KR KR1019830003958A patent/KR900007406B1/en not_active IP Right Cessation
- 1983-08-24 BR BR8304655A patent/BR8304655A/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| ES525100A0 (en) | 1984-12-01 |
| CA1229908A (en) | 1987-12-01 |
| EP0103982B2 (en) | 1996-12-18 |
| EP0103982A3 (en) | 1985-11-06 |
| ES8501899A1 (en) | 1984-12-01 |
| US4899139A (en) | 1990-02-06 |
| KR840005866A (en) | 1984-11-19 |
| DE3381264D1 (en) | 1990-04-05 |
| EP0103982A2 (en) | 1984-03-28 |
| EP0103982B1 (en) | 1990-02-28 |
| KR900007406B1 (en) | 1990-10-08 |
| BR8304655A (en) | 1984-04-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1222063A (en) | Crt display control system | |
| US4668947A (en) | Method and apparatus for generating cursors for a raster graphic display | |
| US4628467A (en) | Video display control system | |
| US4570161A (en) | Raster scan digital display system | |
| US4670782A (en) | Television video pattern generator system | |
| US4766427A (en) | Display apparatus with display screen splitting function | |
| US5202669A (en) | Display control device for superimposing data with a broadcast signal on a television screen | |
| US5166791A (en) | Video picture and waveform display with line selection | |
| US4720803A (en) | Display control apparatus for performing multicolor display by tiling display | |
| US5266932A (en) | Vertical scrolling address generating device | |
| JPH0616230B2 (en) | Multi-screen display method | |
| US4737778A (en) | Video display controller | |
| JPH05188922A (en) | Control system of screen display device | |
| EP0202426B1 (en) | Raster scan digital display system | |
| US5177624A (en) | Image reading apparatus | |
| US5706025A (en) | Smooth vertical motion via color palette manipulation | |
| KR930010484B1 (en) | On screen display apparatus of tv | |
| JP3291330B2 (en) | Character display device and microcomputer provided therewith | |
| JPH06284352A (en) | Display controller | |
| JP3264942B2 (en) | Image display control method and apparatus | |
| JPH0767048A (en) | Display controller | |
| JPS62270991A (en) | Display unit | |
| JPH06101817B2 (en) | Multi-screen display control circuit and video equipment including the same | |
| JPS5984293A (en) | Display | |
| JPH0618039B2 (en) | Video signal generator for display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |