CA1079831A - Graphic entry tablet with improved addressing - Google Patents
Graphic entry tablet with improved addressingInfo
- Publication number
- CA1079831A CA1079831A CA256,036A CA256036A CA1079831A CA 1079831 A CA1079831 A CA 1079831A CA 256036 A CA256036 A CA 256036A CA 1079831 A CA1079831 A CA 1079831A
- Authority
- CA
- Canada
- Prior art keywords
- wires
- drivers
- dimension
- tablet
- pen
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0441—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using active external devices, e.g. active pens, for receiving changes in electrical potential transmitted by the digitiser, e.g. tablet driving signals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
- G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
- G06F3/041—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
- G06F3/044—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means
- G06F3/0446—Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means by capacitive means using a grid-like structure of electrodes in at least two directions, e.g. using row and column electrodes
Abstract
GRAPHIC ENTRY TABLET WITH IMPROVED ADDRESSING
ABSTRACT
An improved tablet system is disclosed of the type having an array of X dimension wires and Y dimension wires that are capacitively coupled to a pen that a user holds to the tablet to produce a position signal. The X and Y
wires are individually coupled to drivers so that the wires on one side of the pen position can be activated and the wires on the other side can be not activated for a pen position sensing operation. To reduce the number of drivers required for a large tablet, the wires are arranged in groups with an individual driver capacitively coupled to a correspondingly positioned wire in each group. A
new packaging arrangement is provided and a new system is provided for addressing the drivers to produce the selected activation pattern.
ABSTRACT
An improved tablet system is disclosed of the type having an array of X dimension wires and Y dimension wires that are capacitively coupled to a pen that a user holds to the tablet to produce a position signal. The X and Y
wires are individually coupled to drivers so that the wires on one side of the pen position can be activated and the wires on the other side can be not activated for a pen position sensing operation. To reduce the number of drivers required for a large tablet, the wires are arranged in groups with an individual driver capacitively coupled to a correspondingly positioned wire in each group. A
new packaging arrangement is provided and a new system is provided for addressing the drivers to produce the selected activation pattern.
Description
R ~ATED CASES
~o . 3, 99Z, 579 21 et al.
INTRODU CTI ON
23 A e~ ~ di_nsi o wlres an 24 has a set of C105 are selectivelY giVen d Y dimension wires that t tial 26 an pOnds to the poSition bl t and the s~gnal from the pog_75-006 B
~, ` ' "
.;
.
.
, " .. ' ', . - '' ' . ' ' ., , ' ', .~, ' ' : ' ' ' ,:, ~ . ., ' .:
.
l ~ \
1~79831 1 picked up by the pen and this signal is operated on to form
~o . 3, 99Z, 579 21 et al.
INTRODU CTI ON
23 A e~ ~ di_nsi o wlres an 24 has a set of C105 are selectivelY giVen d Y dimension wires that t tial 26 an pOnds to the poSition bl t and the s~gnal from the pog_75-006 B
~, ` ' "
.;
.
.
, " .. ' ', . - '' ' . ' ' ., , ' ', .~, ' ' : ' ' ' ,:, ~ . ., ' .:
.
l ~ \
1~79831 1 picked up by the pen and this signal is operated on to form
2 the x and Y coordinates of the pen position. ! In one arrange-
3 ment of the known prior art for giving each wire a unique
4 voltage, the wire at the left (arbitrarily) edge of the tablet is held at ground potential and each wire to the right 6 has a progressively higher amplitude alternating voltage. This 7 voltage distribution is commonly provided by a voltage dividing 8 resistor. In another known technique for providing this voltage 9 distribution, which will be described in relation to the pre-ferred embodiment of the invention, a conductive tab at the end 11 of each drive wire forms one plate of a capacitor and the second 12 plate extends over all of these tabs in a triangular shape that 13 produces a different capacitive coupling for each wire. When 14 the triangular plate is connected to an alternating voltage source a progressively different voltage appears on each wire.
16 See pages 1342-1347 of the September 1973 issue of the IBM
17 Technical Disclosure Bulletin.
18 The aforementioned U.S. Patent teaches a set of 19 drivers that are each connected to an individual wire. A
driver has two states and a driver either applies an alter-21 nating voltage of a uniform maximum amplitude to its associated 22 wire or maintains the associated wire at ground potential.
23 The two driver states are called "activated" and "not 24 activated" and may also be designated 1 and 0 states. With this arrangement, the voltage gradient that signifies the 26 pen position is restricted to a very small area where the 27 0 to 1 transition occurs in the activation pattern and high 28 resolution can be achieved with less costly analog circuit 29 components.
B
... . . .. ~ . . ..
SUMMARY OF THE INVENTION
l The tablet system of this invention has the discrete 2 driver arrangement of the aforementioned U.S. Patent but the 3 number of drivers is reduced significantly. The wires for 4 each dimension are divided into groups of equal numbers of wires. In the example of the preferred tablet, there are 24 6 wires in each group. For generality, this number can be 7 designated n. The wires in each group can be thought of as 8 being numbered 0 through n-l from left to right so that wires 9 of a particular number have the corresponding position in each group. The corresponding wires in each group are driven ll together, and there are only n drivers for the X dimension 12 wires and n drivers for the Y dimension wires. A group of n I3 drive lines extends along the edge of the X wires, and a -14 similar set of n drive lines extends along the edge of the Y
wires. (The terms "wires" and "lines" will be used to dis-16 tinguish these conductors, but in physical construction they 17 are similar.) Each of these drive lines is connected to an ~18 individual driver. For example, in the preferred embodiment l9 there are 24 X drivers and 24 Y drivers.
Preferrably, the wires are capacitively coupled to the 21 drive lines. The Y dimension wires are supported on one 22 surface of a layer of dielectric material and the X dimension 23 wires are supported on the opposite surface of the dielectric 24 layer. ~Capacitive coupling electrodes are located around 25 the peripher~ of each surface for coupling the wires of one i 2~6 surface~to drLve lines that are carried on the other surface.
;27~ or example, the X dimension wires each have capacitive tabs 28~;àt~thelr ends, and the X drive lines and associated capacitive ~ pog-75-006 -3-.~ . .
, 1'~ . ~ -.
~79831 1 tabs are formed on the Y dimension dielectric surface and 2 extend over the capacitive tabs of the X dimension wires.
3 To achieve this interconnection structure in a small 4 marginal space, the tabs for the X and Y dimension wires are oriented along the length of the drive lines and at 6 right angles to the wires. A system of printed conductors 7 forms the conductive connection between the wires and the 8 tabs.
9 In the operation of the tablet, a 0 to l transition is produced separately for the X dimension and fox the Y dimension ll at the space where the pen is located. A pattern of acti-12 vated wires is established for a suitable distance to one side 13 ~arbitrarily the right) of the pen and a pattern of unactivated 14 wires is established for a suitable distance on the other side (the left) of the pen. The same activation pattern is applied 16 to each group of wires and the 0 to l transition exists in a 17 corresponding position in each group, regardless of which group 18 the pen is actually located in. Between these 0 to l transi-l9 tions there is of course a l to 0 transition. As the inven-tion has been described so far, this l to 0 transition would be 21 located between the last wire of one group and the first wire 22 of the next group to the right. If this were the case, the 23 activation region would extend for only a few wires to the 24 right when the pen is located near the right boundary of a group and, conversely, the unactivated region would extend 26 for only a few wires to the left when the pen is located near 27 the left boundary of a group. This invention avoids this 28 di~ficulty and at the same time simplifies the addressing ., ~
. .-, . , . ~ , . .
)79~331 l circuits. The selection of the drivers is controlled by 2 a set of bits that are called an "address". According to 3 this invention, this address directly controls only a 4 contiquous group of half ~f the drivers. The ~ther half of the drivers are controlled according to the complement 6 of this address. Thus, if a 0 to l transition takes place in 7 the left half of a group, a 1 to 0 transition takes place in 8 the right half and the distance between these transitions 9 is half the span of a group. Thus a maximum separation occurs between the 0 to l transition and the l to 0 transition.
11 The number of drivers in a group is selected to make this span 12 suitably long but also to limit the number of drivers.
13 Other features of the invention will be recognized in the 14 description of the tablet and addressing circuit of the drawing.
THE DRAWING
16 FIGURE 1 shows the tablet and the associated addressing 17 and control circuits.
18 FIGURE 2 shows the construction of the two dielectric ~-l9 layers and conductors of the drawing with parts of the upper layer removed.
21 FIGURES 3 and 4 show enlarged details of the tablet 22 construction of FIGURE 2.
24 Introduction It will be helpful to review the components of the tablet 26 of Fig. l that are similar to the tablet of the afore-27 mentioned U.S. Patent and to introduce the improvements of 28 this invention that will be described in detail later. The tablet has dielectric layer , lf~79831 1 31 that carries a set of X dimension wires 34 on its upper 2 surface and a set of Y dimension wires 35 on its lower sur-3 face. A lower dielectric layer 32 provides insulation for 4 Y dimension wires 35. The X dimension wires are coupled to a set of drivers 50 that activate the X dimension wires 6 with an alternating voltage, as will be described later.
7 The Y dimension wires are coupled to a similar set of drivers 8 that is not shown in the drawing.
9 The dielectric layers 31 and 32 are covered with a pro-tective layer 36 of glass or other suitable material and a 11 user of the tablet may put one or several layers of paper 37 '~`! 12 over the glass. A user of the tablet holds a pen 39 at a 13 selected position on the tablet. The preferred pen is de-14 scribed in the IBM Techhical Disclosure Bulletin~ November, lS 1974, paqe 1690. The pen receives the alternating voltage ,~
16 from the activated tablet wires of the X (or Y) dimension by '~ 17 capacitive coupling, and this signal appears on an output wire ~; 18 ~ 40 of the pen. A detector 43 (a rectifier and filter) re-19~ ceives~ the pen signal and produces at its output 44 a direct 20 ~ voltage signal that varies according to the magnitude of the 21 alt rnating voltage on wire 40. An analog to digital conver-22 ~ ter 45 converts this voltage to a corresponding digital signal 23 ~ that is~ transmitted on a bus 46 to a processor 47. The proces-24 sor operates on the data on bus 46 to provide the address of ;25 ~ ;the position ~of the pen on the tablet. The processor also 26~ provides contro1 signalg on a bus 48 for controlling the 27~ tablet ~system, ~as will be explained later.~ In addition, the 28 ~processor may execute programs that are provided by the user Z9 ~ of~ the tablet to operate on the position address that the . f ~ PO9-75-006 -6-i:
. ~ ~
.. . , . . ~ . . . .
: .. .. . . . .. ; , .
1~}7~831 1 tablet system provides. Thus processor 47 has several 2 functions that can be assigned to independent processors.
3 Each driver of set 50 receives a signal on a line 51 from 4 an oscillator 52. The waveform of the oscillator is rec-tangular to present an alternating sequence of l and 0 bits.
6 A driver is controlled by the AND function of its inputs to 7 produce the alternating voltage of oscillator 52 at its out-8 put. In the absence of a coincidence of these inputs, a 9 driver maintains its output at a fixed potential, preferrably ground. The signal producing state of a driver is called 11 "activation".
12 Means is also provided for applying the signal of 13 oscillator 52 to the tablet wires in such a way that the 14 signal amplitude varies progressively from one edge of the tablet to the opposite edge for locating the approximate 16 position of the pen. m is operation is conventional and the 17 corresponding components of the tablet will be described only 18 as they relate to digital features of this invention.
19 X and Y Dimension Wire Groups , !~ 20 The tablet wires 34 and 35 that are shown in Fig. 1 , ~ .
21 represent a group of 24 X dimension wires and a group of 24 22 Y dimension wires. The rectangular shape of the tablet ; 23 represents an array of 48 by 24 wires made up of two groups 24 in the X dimension. An array with four groups n each dimension wiIl be described in relation to Fig. 2, and any . ~ .
26 ~suitable number of groups may be used. The groups of wires 27 for a dimension are coupled to the drivers in parallel, as 28 will be descxibed later.
j: : `
~ PO9-75-006 -7-~; ` .
,~
~7~831 1 Driver Selection And Control 2 A register 55 holds a sixteen bit control word to control 3 the selection of the X and Y dimension drivers. sit positions 4 0-3 of the control word are control bits and bit positions 4-15 hold an address. Address bit positions 4-15 are con-6 nected to control drivers 12-23, as the connections from the 7 output of a stage of register 55 to the input of a driver 8 show. For example, when bit position 10 of register 55 holds a 9 0, driver 18 is turned off and maintains its output at a fixed potential; when bit position 10 holds a 1, driver 18 can 11 be turned on to activate wire number 18 in each group.
12 A set of Exclusive OR gates 60 couple the address bits 13 in register positions 4-15 to drivers 0-11. These gates are 14 controlled by bit position 3 of register 55 to selectively invert the address bits. When register position 3 holds a 16 0, gates 60 transmit their inputs to the inputs of drivers 17 0-11. In this condition, drivers 0-11 have the same activa-18 tion pattern as drivers 12-23. When register position 3 holds 19 a 1, gates 60 inver~ the contents of register positions 4-23 and drivers 0-11 have the complement of the state of drivers 21 12-23. An example of this operation will be described later.
22 Bit positions 0 and 1 supply signals on lines 56 and 23 57 to an AND gate 58 to enable drivers 50 when position 0 24 holds a 1 and position 1 holds a 0. (The half arrow on line 57 signifies an invert operation on the output of 26 register position 1.) A similar gate (not shown) connects 27 these register positions to control the Y dimension drivers.
28 When position 0 holds a 0 all of the drivers are disabled;
,~ ~
Po9-75-006 -8-1~7g831 1 this condition permits an operation to produce a voltage 2 qradient across one dimension of the tablet. When register 3 position 0 holds a 1, either the X or the Y drivers are 4 enabled to re~pond to the address held in bit positions 4-15 of register 55. A 0 in position 1 enables the X
6 drivers 50 and a 1 enables the Y drivers.
7 Tablet Construction - Figs~ 2-4 8 Fig, 2 shows the two surfaces 62 and 63 of dielectric 9 layer 31 of the tablet of Fig. 1 with parts of upper surface 62 broken away to show parts of the conductors of the lower 11 surface. (Equivalently, surfaces 62, 63 can be formed on 12 separate dielectric layers.) The two patterns of conduc-13 tors are similar and their construction and their relation-14 ship to each other can be understood readily from the partial showing of Fig, 2. Electrical connections are made at the 16 upper right hand corner of the tablet. ~ig. 2 shows 17 represèntative terminals 64, 65 and associated conductors 66, 18 67 for lower surface 63 and a representative conductor 68 19 for surface 62. Fig. 3 shows an enlarged view of the con-nector region of the tablet with the orientation of the con-21 nectors of lower surface 63. A suitable connector with a 22 matching pattern of terminals is attached to the tablet.
23 A representative X dimension wire 70 is shown on upper 24 surface 62 and a representative Y dimension wire 71 is shown on lower surface 63. Wire 70 is connected at its uppermost 26 end in the drawing to a capacitive tab 73 and it is connected 27 at its lower end to a capacitive tab 74. There are no other 28 conductive connections to wire 70 and tabs 73, 74. Tab 73 29 is one of 24 tabs that are arranged in an array 75 that is rep-.
~ PO9-75-0~6 -9-1~79831 1 resented in part hy dot-dashed lines. The tabs have signi-2 ficantly more width than other conductors such as 66, 70, and 3 they extend parallel to the adjacent edge of the tablet. The 4 array of tabs 75 is shaped to provide space on surface 62 for connections between each tab of the array and the corresponding 6 wire of the group. The tablet of Fig. 2 has four arrays of 7 these tabs: the array 75, arrays 76 and 77, and an array that 8 is not shown but corresponds to an array of tabs 79 on lower 9 surface 63 which will be described later. Connections to the uppermost and lowermost tabs in arrays 76 and 77 show the 11 outline of a pattern of conductors that is shown in an enlarged 12 view in Fig. 4, which corresponds to the orientation of th,e 13 tab arrays of the lower layer. (Some of these conductors 14 have been omitted in Fig. 4.) Tab array 75 on upper surface 62 overlieæ a closely 16 similar tab array 80 on lower surface 63. Tab 73 cooperates 17 with a tab 81 to form a capacitor. A conductor 82 connects 18 tab 81 to a tab 83 in array 79 and the conductor 66 connects 19 tab 83 to terminal 64. Terminal 64 is connected to driver 0 in Fig. 1. Thus, when driver 0 is enabled to produce the 21 'alternating voltage of oscillator 52 at its output, this 22 voltage appears on tabs 81, 83 and two corresponding tabs that 23 underly tab arrays 76 and 77. This voltage is capacitively 24 coupled to tab 73 and the associated wire 70 and to the corresponding wires of arrays 76, 77, and the array that 26 overlies array 79.
27 Similarly, Y dimension wire 71 is conductively connected 28 to tabs 85 and 86 on lower surface 63, and tab 86 is capaci-29 tively coupled to a tab (not shown) in an array 87`on upper i :
~79831 1 surface 62. The tabs of array 87 are conductively connected 2 to terminals in a pattern that is the mirror image of the 3 pattern of connectors and terminals for lower surface 63.
4 Other componer.ts in the structure of Fig. 2 energi~e the tablet wires of one dimension with an alternating voltage 6 that varies progressively from one edge to the opposite edge.
7 Ta~ 74 on upper surface 63 is one of a set of 96 tabs that 8 form a rectangular array 84. Tab array 9S overlies two 9 triangular plates 96, 97 that are formed on the lower surface 63. The capacitive coupling between a tab in array 84 and one 11 of the capacitor plates 96, 97 is a function of the position 12 of the tab in the array. This capacitance cooperates with the 13 capacitive coupling to pen 39 to form a voltage divider so 14 that pen 39 receives a voltage that depends on its position between the right and left edges of the tablet when one of the 16 capacitor plates 96 or 97 is activated. Two other capacitor 17 plates 98, 99 cooperate with an array of tabs 102 for a similar 18 operation in the Y dimension. Conductors 103, 104 connect 19 plates 98, 99 to terminals (not shown) in the upper right hand corner of the tabletO Corresponding conductors 105, 106 for 21 plates 96, 97 or the lower layer are shown in Figs. 3 and 4.
22 Operation 23 Suppos0 that an operation with the X dimension triangular 24 plates 96, 97 has established that the pen position is between wires 20 and 21 of array 75. This information can be thought 26 of as a binary address having two parts, a high order part 27 that identifies array 75 and a lower order part that identi-28 fies wire 20. Processor 47 then loads register 55 with a con-~9 trol word to produce a 0 to 1 transition in the activation .
B
~ . . . .
.
:1~79831 1, pattern at wires 20, 21 in each group. Bit positions 4-15 of 2^ the control word have the pattern 0000 0000 0111 and drivers 11-23 3 and the corresponding wires are activated in this pattern.
4 (Bits are arranged in groups of four so that they can be read more easily.) The resulting activation pattern is equivalent 6 to the corresponding step in the operation of the tablet of 7 the aforementioned U.S. Patent and the processor recei~es and 8 stores the digital signal on bus 46.
9 The control word that is entered into register 55 for this step of the operation is formed from the number of the 11 wire to the left of the pen position according to the follow-12 ing partial table. Processor 47 stores such a table or 13 otherwise pro~ides the translation from the wire number to 14 the appropriate control word.
15 Wire ~ctivation Pattern Control Word 16 0 0111 1111 1111 1000 0000 0000 10~1 1000 0000 0000 19 3 0000 1111 1111 1111 0000 0000 10~1 1111 0000 0000 22 10 0000 0000 0001 1111 1111 1110 10~1 1111 1111 1110 23 11 0000 0000 0000 1111 1111 1111 10~1 1111 1111 1111 24 12 1000 0000 0000 0111 1111 1111 10~1 0111 1111 1111 25 13 1100 0000 0000 0011 1111 1111 10~1 0011 1111 1111 26 'rhe symbol ~ signifies that bit position 2 of the 27 control word may be either a 1 or a 0. The 1 in bit position 28 0 and the 0 in bit position 1 control the tablet for an opera-:
983~
1 tion with the X dimension drivers, as has already been ex-2 plained. The 1 in bit position 3 causes drivers 0-11 to have 3 the complement of the state of drivers 12~23.
4 The 0 to 1 transition in the activation pattern can be S seen to move to the right as the wire number increases. The 6 1 to 0 transition also moves to the right so that it is always 7 twelve positions to the right or left of the 0 to 1 transition.
8 A 1 to 0 txansition also exists in one of the two adjacent 9 groups twelve positions away from the 0 to 1 transition that is represented in the table. Thus activation pattern is 11 uniform for a suitable number of wires on either side of the 12 pen position and it is independent of the position of the pen 13 within a group~
14 When this step of the operation has been completed, processor 47 loads register 55 with a control word to activate 16 the wires on each side of the pen position for the reference 17 measuring operation described in the application of the 18 aforementioned U.S. Patent. The control word 1000 1111 19 1111 1111 is suitable for this operation. Notice that the -0 in register position 3 causes drivers 0-11 to be activated 21 in response to the 1 bits in register positions 4-15.
22 When this step of the operation has been completed, a 23 corresponding operation is begun on the Y dimension drivers 24 by loading register 55 with a suitable control word that has a 1 in bit positio~ 1.
26 The operation that has been described can be modified to 27 control the drivers for an operation to identify the wire to 28 right (or left) of the pen position. The triangular plates . .
~7~31 1 are used to identify the approximate wire with sufficient 2 precision that the group address is not ambiguous. For 3 example, the pen position might be identified as between 4 wire 16 of one group and wire 5 of the next group to the right. Register 55 is loaded with a control word (from 6 the table) to produce a 0 to 1 transition between wires 7 16 and 17 of each group and the signal on bus 46 is stored.
8 The control word is then incremented to produce a 0 to 1 9 transition between wires 17 and 18 and a second value is stored. This operation is continued until the pen position 11 is identified. The pen location is identified by a value 12 on bus 46 that falls within the range of values for the 13 location of the pen in the transition region~
14 Other Embodiments The shift register addressing arrangement of the afore-16 mentioned U.S. Patent can be used for addressing all of the 17 drivers with a 1-0 transition occurring between groups or 18 with the 1-0 transitions spaced equally between the 0-1 19 transitions. The capacitive coupling to the drivers is advantageous in permitting the corresponding wires of each 21 group to have differing voltages for the operation of the 22 triangular capacitor plates, but various other coupling 23 techniques can be used for coupling a driver to the corres-24 ponding tablet wlres, and a variety of known techniques can be substituted for the triangular capacitor plates for 26 identifying the group of wires of the pen position. From 27 the description of a preferred embodiment of the invention 28 and these references to known tablets and the related technology, those skilled in the art '~?' ' .
l will recognize appropriate modifications within the spirit2 of the invention and the scope of the claims.
3 What is claimed is:
. .
: , ~
:: ~
'
16 See pages 1342-1347 of the September 1973 issue of the IBM
17 Technical Disclosure Bulletin.
18 The aforementioned U.S. Patent teaches a set of 19 drivers that are each connected to an individual wire. A
driver has two states and a driver either applies an alter-21 nating voltage of a uniform maximum amplitude to its associated 22 wire or maintains the associated wire at ground potential.
23 The two driver states are called "activated" and "not 24 activated" and may also be designated 1 and 0 states. With this arrangement, the voltage gradient that signifies the 26 pen position is restricted to a very small area where the 27 0 to 1 transition occurs in the activation pattern and high 28 resolution can be achieved with less costly analog circuit 29 components.
B
... . . .. ~ . . ..
SUMMARY OF THE INVENTION
l The tablet system of this invention has the discrete 2 driver arrangement of the aforementioned U.S. Patent but the 3 number of drivers is reduced significantly. The wires for 4 each dimension are divided into groups of equal numbers of wires. In the example of the preferred tablet, there are 24 6 wires in each group. For generality, this number can be 7 designated n. The wires in each group can be thought of as 8 being numbered 0 through n-l from left to right so that wires 9 of a particular number have the corresponding position in each group. The corresponding wires in each group are driven ll together, and there are only n drivers for the X dimension 12 wires and n drivers for the Y dimension wires. A group of n I3 drive lines extends along the edge of the X wires, and a -14 similar set of n drive lines extends along the edge of the Y
wires. (The terms "wires" and "lines" will be used to dis-16 tinguish these conductors, but in physical construction they 17 are similar.) Each of these drive lines is connected to an ~18 individual driver. For example, in the preferred embodiment l9 there are 24 X drivers and 24 Y drivers.
Preferrably, the wires are capacitively coupled to the 21 drive lines. The Y dimension wires are supported on one 22 surface of a layer of dielectric material and the X dimension 23 wires are supported on the opposite surface of the dielectric 24 layer. ~Capacitive coupling electrodes are located around 25 the peripher~ of each surface for coupling the wires of one i 2~6 surface~to drLve lines that are carried on the other surface.
;27~ or example, the X dimension wires each have capacitive tabs 28~;àt~thelr ends, and the X drive lines and associated capacitive ~ pog-75-006 -3-.~ . .
, 1'~ . ~ -.
~79831 1 tabs are formed on the Y dimension dielectric surface and 2 extend over the capacitive tabs of the X dimension wires.
3 To achieve this interconnection structure in a small 4 marginal space, the tabs for the X and Y dimension wires are oriented along the length of the drive lines and at 6 right angles to the wires. A system of printed conductors 7 forms the conductive connection between the wires and the 8 tabs.
9 In the operation of the tablet, a 0 to l transition is produced separately for the X dimension and fox the Y dimension ll at the space where the pen is located. A pattern of acti-12 vated wires is established for a suitable distance to one side 13 ~arbitrarily the right) of the pen and a pattern of unactivated 14 wires is established for a suitable distance on the other side (the left) of the pen. The same activation pattern is applied 16 to each group of wires and the 0 to l transition exists in a 17 corresponding position in each group, regardless of which group 18 the pen is actually located in. Between these 0 to l transi-l9 tions there is of course a l to 0 transition. As the inven-tion has been described so far, this l to 0 transition would be 21 located between the last wire of one group and the first wire 22 of the next group to the right. If this were the case, the 23 activation region would extend for only a few wires to the 24 right when the pen is located near the right boundary of a group and, conversely, the unactivated region would extend 26 for only a few wires to the left when the pen is located near 27 the left boundary of a group. This invention avoids this 28 di~ficulty and at the same time simplifies the addressing ., ~
. .-, . , . ~ , . .
)79~331 l circuits. The selection of the drivers is controlled by 2 a set of bits that are called an "address". According to 3 this invention, this address directly controls only a 4 contiquous group of half ~f the drivers. The ~ther half of the drivers are controlled according to the complement 6 of this address. Thus, if a 0 to l transition takes place in 7 the left half of a group, a 1 to 0 transition takes place in 8 the right half and the distance between these transitions 9 is half the span of a group. Thus a maximum separation occurs between the 0 to l transition and the l to 0 transition.
11 The number of drivers in a group is selected to make this span 12 suitably long but also to limit the number of drivers.
13 Other features of the invention will be recognized in the 14 description of the tablet and addressing circuit of the drawing.
THE DRAWING
16 FIGURE 1 shows the tablet and the associated addressing 17 and control circuits.
18 FIGURE 2 shows the construction of the two dielectric ~-l9 layers and conductors of the drawing with parts of the upper layer removed.
21 FIGURES 3 and 4 show enlarged details of the tablet 22 construction of FIGURE 2.
24 Introduction It will be helpful to review the components of the tablet 26 of Fig. l that are similar to the tablet of the afore-27 mentioned U.S. Patent and to introduce the improvements of 28 this invention that will be described in detail later. The tablet has dielectric layer , lf~79831 1 31 that carries a set of X dimension wires 34 on its upper 2 surface and a set of Y dimension wires 35 on its lower sur-3 face. A lower dielectric layer 32 provides insulation for 4 Y dimension wires 35. The X dimension wires are coupled to a set of drivers 50 that activate the X dimension wires 6 with an alternating voltage, as will be described later.
7 The Y dimension wires are coupled to a similar set of drivers 8 that is not shown in the drawing.
9 The dielectric layers 31 and 32 are covered with a pro-tective layer 36 of glass or other suitable material and a 11 user of the tablet may put one or several layers of paper 37 '~`! 12 over the glass. A user of the tablet holds a pen 39 at a 13 selected position on the tablet. The preferred pen is de-14 scribed in the IBM Techhical Disclosure Bulletin~ November, lS 1974, paqe 1690. The pen receives the alternating voltage ,~
16 from the activated tablet wires of the X (or Y) dimension by '~ 17 capacitive coupling, and this signal appears on an output wire ~; 18 ~ 40 of the pen. A detector 43 (a rectifier and filter) re-19~ ceives~ the pen signal and produces at its output 44 a direct 20 ~ voltage signal that varies according to the magnitude of the 21 alt rnating voltage on wire 40. An analog to digital conver-22 ~ ter 45 converts this voltage to a corresponding digital signal 23 ~ that is~ transmitted on a bus 46 to a processor 47. The proces-24 sor operates on the data on bus 46 to provide the address of ;25 ~ ;the position ~of the pen on the tablet. The processor also 26~ provides contro1 signalg on a bus 48 for controlling the 27~ tablet ~system, ~as will be explained later.~ In addition, the 28 ~processor may execute programs that are provided by the user Z9 ~ of~ the tablet to operate on the position address that the . f ~ PO9-75-006 -6-i:
. ~ ~
.. . , . . ~ . . . .
: .. .. . . . .. ; , .
1~}7~831 1 tablet system provides. Thus processor 47 has several 2 functions that can be assigned to independent processors.
3 Each driver of set 50 receives a signal on a line 51 from 4 an oscillator 52. The waveform of the oscillator is rec-tangular to present an alternating sequence of l and 0 bits.
6 A driver is controlled by the AND function of its inputs to 7 produce the alternating voltage of oscillator 52 at its out-8 put. In the absence of a coincidence of these inputs, a 9 driver maintains its output at a fixed potential, preferrably ground. The signal producing state of a driver is called 11 "activation".
12 Means is also provided for applying the signal of 13 oscillator 52 to the tablet wires in such a way that the 14 signal amplitude varies progressively from one edge of the tablet to the opposite edge for locating the approximate 16 position of the pen. m is operation is conventional and the 17 corresponding components of the tablet will be described only 18 as they relate to digital features of this invention.
19 X and Y Dimension Wire Groups , !~ 20 The tablet wires 34 and 35 that are shown in Fig. 1 , ~ .
21 represent a group of 24 X dimension wires and a group of 24 22 Y dimension wires. The rectangular shape of the tablet ; 23 represents an array of 48 by 24 wires made up of two groups 24 in the X dimension. An array with four groups n each dimension wiIl be described in relation to Fig. 2, and any . ~ .
26 ~suitable number of groups may be used. The groups of wires 27 for a dimension are coupled to the drivers in parallel, as 28 will be descxibed later.
j: : `
~ PO9-75-006 -7-~; ` .
,~
~7~831 1 Driver Selection And Control 2 A register 55 holds a sixteen bit control word to control 3 the selection of the X and Y dimension drivers. sit positions 4 0-3 of the control word are control bits and bit positions 4-15 hold an address. Address bit positions 4-15 are con-6 nected to control drivers 12-23, as the connections from the 7 output of a stage of register 55 to the input of a driver 8 show. For example, when bit position 10 of register 55 holds a 9 0, driver 18 is turned off and maintains its output at a fixed potential; when bit position 10 holds a 1, driver 18 can 11 be turned on to activate wire number 18 in each group.
12 A set of Exclusive OR gates 60 couple the address bits 13 in register positions 4-15 to drivers 0-11. These gates are 14 controlled by bit position 3 of register 55 to selectively invert the address bits. When register position 3 holds a 16 0, gates 60 transmit their inputs to the inputs of drivers 17 0-11. In this condition, drivers 0-11 have the same activa-18 tion pattern as drivers 12-23. When register position 3 holds 19 a 1, gates 60 inver~ the contents of register positions 4-23 and drivers 0-11 have the complement of the state of drivers 21 12-23. An example of this operation will be described later.
22 Bit positions 0 and 1 supply signals on lines 56 and 23 57 to an AND gate 58 to enable drivers 50 when position 0 24 holds a 1 and position 1 holds a 0. (The half arrow on line 57 signifies an invert operation on the output of 26 register position 1.) A similar gate (not shown) connects 27 these register positions to control the Y dimension drivers.
28 When position 0 holds a 0 all of the drivers are disabled;
,~ ~
Po9-75-006 -8-1~7g831 1 this condition permits an operation to produce a voltage 2 qradient across one dimension of the tablet. When register 3 position 0 holds a 1, either the X or the Y drivers are 4 enabled to re~pond to the address held in bit positions 4-15 of register 55. A 0 in position 1 enables the X
6 drivers 50 and a 1 enables the Y drivers.
7 Tablet Construction - Figs~ 2-4 8 Fig, 2 shows the two surfaces 62 and 63 of dielectric 9 layer 31 of the tablet of Fig. 1 with parts of upper surface 62 broken away to show parts of the conductors of the lower 11 surface. (Equivalently, surfaces 62, 63 can be formed on 12 separate dielectric layers.) The two patterns of conduc-13 tors are similar and their construction and their relation-14 ship to each other can be understood readily from the partial showing of Fig, 2. Electrical connections are made at the 16 upper right hand corner of the tablet. ~ig. 2 shows 17 represèntative terminals 64, 65 and associated conductors 66, 18 67 for lower surface 63 and a representative conductor 68 19 for surface 62. Fig. 3 shows an enlarged view of the con-nector region of the tablet with the orientation of the con-21 nectors of lower surface 63. A suitable connector with a 22 matching pattern of terminals is attached to the tablet.
23 A representative X dimension wire 70 is shown on upper 24 surface 62 and a representative Y dimension wire 71 is shown on lower surface 63. Wire 70 is connected at its uppermost 26 end in the drawing to a capacitive tab 73 and it is connected 27 at its lower end to a capacitive tab 74. There are no other 28 conductive connections to wire 70 and tabs 73, 74. Tab 73 29 is one of 24 tabs that are arranged in an array 75 that is rep-.
~ PO9-75-0~6 -9-1~79831 1 resented in part hy dot-dashed lines. The tabs have signi-2 ficantly more width than other conductors such as 66, 70, and 3 they extend parallel to the adjacent edge of the tablet. The 4 array of tabs 75 is shaped to provide space on surface 62 for connections between each tab of the array and the corresponding 6 wire of the group. The tablet of Fig. 2 has four arrays of 7 these tabs: the array 75, arrays 76 and 77, and an array that 8 is not shown but corresponds to an array of tabs 79 on lower 9 surface 63 which will be described later. Connections to the uppermost and lowermost tabs in arrays 76 and 77 show the 11 outline of a pattern of conductors that is shown in an enlarged 12 view in Fig. 4, which corresponds to the orientation of th,e 13 tab arrays of the lower layer. (Some of these conductors 14 have been omitted in Fig. 4.) Tab array 75 on upper surface 62 overlieæ a closely 16 similar tab array 80 on lower surface 63. Tab 73 cooperates 17 with a tab 81 to form a capacitor. A conductor 82 connects 18 tab 81 to a tab 83 in array 79 and the conductor 66 connects 19 tab 83 to terminal 64. Terminal 64 is connected to driver 0 in Fig. 1. Thus, when driver 0 is enabled to produce the 21 'alternating voltage of oscillator 52 at its output, this 22 voltage appears on tabs 81, 83 and two corresponding tabs that 23 underly tab arrays 76 and 77. This voltage is capacitively 24 coupled to tab 73 and the associated wire 70 and to the corresponding wires of arrays 76, 77, and the array that 26 overlies array 79.
27 Similarly, Y dimension wire 71 is conductively connected 28 to tabs 85 and 86 on lower surface 63, and tab 86 is capaci-29 tively coupled to a tab (not shown) in an array 87`on upper i :
~79831 1 surface 62. The tabs of array 87 are conductively connected 2 to terminals in a pattern that is the mirror image of the 3 pattern of connectors and terminals for lower surface 63.
4 Other componer.ts in the structure of Fig. 2 energi~e the tablet wires of one dimension with an alternating voltage 6 that varies progressively from one edge to the opposite edge.
7 Ta~ 74 on upper surface 63 is one of a set of 96 tabs that 8 form a rectangular array 84. Tab array 9S overlies two 9 triangular plates 96, 97 that are formed on the lower surface 63. The capacitive coupling between a tab in array 84 and one 11 of the capacitor plates 96, 97 is a function of the position 12 of the tab in the array. This capacitance cooperates with the 13 capacitive coupling to pen 39 to form a voltage divider so 14 that pen 39 receives a voltage that depends on its position between the right and left edges of the tablet when one of the 16 capacitor plates 96 or 97 is activated. Two other capacitor 17 plates 98, 99 cooperate with an array of tabs 102 for a similar 18 operation in the Y dimension. Conductors 103, 104 connect 19 plates 98, 99 to terminals (not shown) in the upper right hand corner of the tabletO Corresponding conductors 105, 106 for 21 plates 96, 97 or the lower layer are shown in Figs. 3 and 4.
22 Operation 23 Suppos0 that an operation with the X dimension triangular 24 plates 96, 97 has established that the pen position is between wires 20 and 21 of array 75. This information can be thought 26 of as a binary address having two parts, a high order part 27 that identifies array 75 and a lower order part that identi-28 fies wire 20. Processor 47 then loads register 55 with a con-~9 trol word to produce a 0 to 1 transition in the activation .
B
~ . . . .
.
:1~79831 1, pattern at wires 20, 21 in each group. Bit positions 4-15 of 2^ the control word have the pattern 0000 0000 0111 and drivers 11-23 3 and the corresponding wires are activated in this pattern.
4 (Bits are arranged in groups of four so that they can be read more easily.) The resulting activation pattern is equivalent 6 to the corresponding step in the operation of the tablet of 7 the aforementioned U.S. Patent and the processor recei~es and 8 stores the digital signal on bus 46.
9 The control word that is entered into register 55 for this step of the operation is formed from the number of the 11 wire to the left of the pen position according to the follow-12 ing partial table. Processor 47 stores such a table or 13 otherwise pro~ides the translation from the wire number to 14 the appropriate control word.
15 Wire ~ctivation Pattern Control Word 16 0 0111 1111 1111 1000 0000 0000 10~1 1000 0000 0000 19 3 0000 1111 1111 1111 0000 0000 10~1 1111 0000 0000 22 10 0000 0000 0001 1111 1111 1110 10~1 1111 1111 1110 23 11 0000 0000 0000 1111 1111 1111 10~1 1111 1111 1111 24 12 1000 0000 0000 0111 1111 1111 10~1 0111 1111 1111 25 13 1100 0000 0000 0011 1111 1111 10~1 0011 1111 1111 26 'rhe symbol ~ signifies that bit position 2 of the 27 control word may be either a 1 or a 0. The 1 in bit position 28 0 and the 0 in bit position 1 control the tablet for an opera-:
983~
1 tion with the X dimension drivers, as has already been ex-2 plained. The 1 in bit position 3 causes drivers 0-11 to have 3 the complement of the state of drivers 12~23.
4 The 0 to 1 transition in the activation pattern can be S seen to move to the right as the wire number increases. The 6 1 to 0 transition also moves to the right so that it is always 7 twelve positions to the right or left of the 0 to 1 transition.
8 A 1 to 0 txansition also exists in one of the two adjacent 9 groups twelve positions away from the 0 to 1 transition that is represented in the table. Thus activation pattern is 11 uniform for a suitable number of wires on either side of the 12 pen position and it is independent of the position of the pen 13 within a group~
14 When this step of the operation has been completed, processor 47 loads register 55 with a control word to activate 16 the wires on each side of the pen position for the reference 17 measuring operation described in the application of the 18 aforementioned U.S. Patent. The control word 1000 1111 19 1111 1111 is suitable for this operation. Notice that the -0 in register position 3 causes drivers 0-11 to be activated 21 in response to the 1 bits in register positions 4-15.
22 When this step of the operation has been completed, a 23 corresponding operation is begun on the Y dimension drivers 24 by loading register 55 with a suitable control word that has a 1 in bit positio~ 1.
26 The operation that has been described can be modified to 27 control the drivers for an operation to identify the wire to 28 right (or left) of the pen position. The triangular plates . .
~7~31 1 are used to identify the approximate wire with sufficient 2 precision that the group address is not ambiguous. For 3 example, the pen position might be identified as between 4 wire 16 of one group and wire 5 of the next group to the right. Register 55 is loaded with a control word (from 6 the table) to produce a 0 to 1 transition between wires 7 16 and 17 of each group and the signal on bus 46 is stored.
8 The control word is then incremented to produce a 0 to 1 9 transition between wires 17 and 18 and a second value is stored. This operation is continued until the pen position 11 is identified. The pen location is identified by a value 12 on bus 46 that falls within the range of values for the 13 location of the pen in the transition region~
14 Other Embodiments The shift register addressing arrangement of the afore-16 mentioned U.S. Patent can be used for addressing all of the 17 drivers with a 1-0 transition occurring between groups or 18 with the 1-0 transitions spaced equally between the 0-1 19 transitions. The capacitive coupling to the drivers is advantageous in permitting the corresponding wires of each 21 group to have differing voltages for the operation of the 22 triangular capacitor plates, but various other coupling 23 techniques can be used for coupling a driver to the corres-24 ponding tablet wlres, and a variety of known techniques can be substituted for the triangular capacitor plates for 26 identifying the group of wires of the pen position. From 27 the description of a preferred embodiment of the invention 28 and these references to known tablets and the related technology, those skilled in the art '~?' ' .
l will recognize appropriate modifications within the spirit2 of the invention and the scope of the claims.
3 What is claimed is:
. .
: , ~
:: ~
'
Claims (7)
1. A tablet of the type having a plurality of X dimen-sion wires and a plurality of Y dimension wires arranged to be electrically coupled to a pen, means including a plura-lity of X dimension and Y dimension drivers for producing an electrical signal on the wires to be received by the pen for producing a pen position address, and means for control-ling the drivers of a selected dimension to produce a selected activation pattern having a 0 to 1 transition at the pen position, wherein the improvement comprises, means coupling each driver for the X dimension and each driver for the Y dimension to a plurality of wires of the corresponding dimension in a repeating pattern in which 0 to 1 transitions in the activation pattern occur at a plurality of positions, means for controlling said drivers to produce 1 to 0 transitions in the activation pattern midway between said 0 to 1 transitions, and means for identifying the address of the 0 to 1 transi-tion of the pen position.
2. The tablet of claim 1 wherein said means coupling said drivers to said wires comprises means coupling said drivers and wires in a pattern in which said 0 to 1 transi-tions occur at intervals of wires equal to the number of drivers of the corresponding dimension.
3. The tablet of claim 2 having a selected number of said X drivers and said selected number of said Y drivers, said number being designated n, and wherein each driver and the wires it is coupled to are identified by an individual number in the sequence 0 through n-1, and wherein said wires are arranged in the sequence 0 through n-1 each of a plura-lity of groups of n of said wires.
4. The tablet of claim 3 wherein said means for con-trolling said drivers includes a register having n/2 positions, means connecting the drivers identified in the sequence n/2 through n-1 to be controlled according to the content of an individual bit position of said register and connecting the other of said drivers to be selectively controlled according to the content of an individual position of said register or to the complement of the content of said position.
5. The tablet of claim 4 wherein said means coupling said drivers to the associated wires comprises a plurality of capacitors.
6. The tablet of claim 5 including dielectric layer means supporting said X dimension wires on a first surface and said Y dimension wires on a second surface and wherein said means coupling said drivers to said wires comprises pairs of capacitive tabs located on opposite of said surfaces, one tab of each pair being connected to an associated wire and the other tab of each pair being connected to the associated driver.
7. The tablet of claim 5 wherein said means for iden-tifying the address of the 0-1 transition of the pen position comprises, a plurality of capacitive tabs for each wire and a triangular capacitor plate for each dimension coupled to the tabs of the wires of the corresponding dimension and adapted to receive said electrical signal.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/593,895 US3999012A (en) | 1975-07-07 | 1975-07-07 | Graphic entry tablet with improved addressing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1079831A true CA1079831A (en) | 1980-06-17 |
Family
ID=24376652
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA256,036A Expired CA1079831A (en) | 1975-07-07 | 1976-06-30 | Graphic entry tablet with improved addressing |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US3999012A (en) |
| JP (1) | JPS5210031A (en) |
| AU (1) | AU497234B2 (en) |
| BR (1) | BR7604422A (en) |
| CA (1) | CA1079831A (en) |
| DE (1) | DE2629973C2 (en) |
| GB (1) | GB1498170A (en) |
| IT (1) | IT1063338B (en) |
Families Citing this family (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4087625A (en) * | 1976-12-29 | 1978-05-02 | International Business Machines Corporation | Capacitive two dimensional tablet with single conductive layer |
| FR2412997A1 (en) * | 1977-12-21 | 1979-07-20 | Telediffusion Fse | GRAPHIC TABLET ESPECIALLY FOR TELEWRITING SYSTEMS |
| DE2842085A1 (en) * | 1978-09-27 | 1980-05-08 | Siemens Ag | MODULAR DATA PROCESSING SYSTEM FOR FUNCTIONAL USE |
| US4213005A (en) * | 1978-12-13 | 1980-07-15 | Cameron Eugene A | Digitizer tablet |
| US4686332A (en) * | 1986-06-26 | 1987-08-11 | International Business Machines Corporation | Combined finger touch and stylus detection system for use on the viewing surface of a visual display device |
| JPS5987583A (en) * | 1982-11-11 | 1984-05-21 | Sony Corp | Position detector |
| GB8303621D0 (en) * | 1983-02-09 | 1983-03-16 | Secr Defence | Interactive display system |
| JPS6018325U (en) * | 1983-04-28 | 1985-02-07 | 株式会社イナックス | Pushbutton with a piece to prevent it from falling off |
| US4560830A (en) * | 1983-12-22 | 1985-12-24 | Schlumberger Technology Corporation | Digitizer tablet with coarse and fine position determination |
| US4577057A (en) * | 1984-03-02 | 1986-03-18 | Pencept, Inc. | Digitizing tablet system having stylus tilt correction |
| US4694124A (en) * | 1984-03-23 | 1987-09-15 | Pencept, Inc. | Digitizing tablet system including a tablet having a grid structure made of two orthogonal sets of parallel uniformly sized and spaced U shaped loops of conductive material |
| US4582955A (en) * | 1984-03-23 | 1986-04-15 | Pencept, Inc. | Digitizing tablet system including a tablet having a grid structure made of two orthogonal sets of parallel uniformly sized and spaced U shaped loops of conductive material |
| JPS60178720U (en) * | 1984-05-07 | 1985-11-27 | 三菱電機株式会社 | Ceiling air conditioner |
| US4562304A (en) * | 1984-05-23 | 1985-12-31 | Pencept, Inc. | Apparatus and method for emulating computer keyboard input with a handprint terminal |
| FR2567294A1 (en) * | 1984-07-06 | 1986-01-10 | Option | Device for writing and digitising a drawing by capacitive effect. |
| US4644102A (en) * | 1985-03-29 | 1987-02-17 | Pencept, Inc. | Digitizing tablet system |
| EP0199910B1 (en) * | 1985-04-01 | 1992-07-01 | Hewlett-Packard Company | Apparatus for detecting a location of an object on a tablet |
| ATE68896T1 (en) * | 1985-12-18 | 1991-11-15 | Aristo Graphic Systeme | DIGITALIZING TABLET AND METHODS FOR CONTROLLING IT. |
| JPH0654460B2 (en) * | 1986-07-12 | 1994-07-20 | アルプス電気株式会社 | Coordinate detection method |
| JPH044513U (en) * | 1990-04-27 | 1992-01-16 | ||
| US5149919A (en) * | 1990-10-31 | 1992-09-22 | International Business Machines Corporation | Stylus sensing system |
| US5117071A (en) * | 1990-10-31 | 1992-05-26 | International Business Machines Corporation | Stylus sensing system |
| DE69324067T2 (en) * | 1992-06-08 | 1999-07-15 | Synaptics Inc | Object position detector |
| US6239389B1 (en) | 1992-06-08 | 2001-05-29 | Synaptics, Inc. | Object position detection system and method |
| US5889236A (en) * | 1992-06-08 | 1999-03-30 | Synaptics Incorporated | Pressure sensitive scrollbar feature |
| US6028271A (en) * | 1992-06-08 | 2000-02-22 | Synaptics, Inc. | Object position detector with edge motion feature and gesture recognition |
| US5861583A (en) * | 1992-06-08 | 1999-01-19 | Synaptics, Incorporated | Object position detector |
| US5880411A (en) | 1992-06-08 | 1999-03-09 | Synaptics, Incorporated | Object position detector with edge motion feature and gesture recognition |
| US6476798B1 (en) | 1994-08-22 | 2002-11-05 | International Game Technology | Reduced noise touch screen apparatus and method |
| US6380929B1 (en) | 1996-09-20 | 2002-04-30 | Synaptics, Incorporated | Pen drawing computer input device |
| US5854625A (en) * | 1996-11-06 | 1998-12-29 | Synaptics, Incorporated | Force sensing touchpad |
| SE511824C2 (en) * | 1997-08-22 | 1999-12-06 | Ericsson Telefon Ab L M | Relaxation capacitor and chip module |
| US6816274B1 (en) * | 1999-05-25 | 2004-11-09 | Silverbrook Research Pty Ltd | Method and system for composition and delivery of electronic mail |
| US7233320B1 (en) * | 1999-05-25 | 2007-06-19 | Silverbrook Research Pty Ltd | Computer system interface surface with reference points |
| US8059103B2 (en) | 2007-11-21 | 2011-11-15 | 3M Innovative Properties Company | System and method for determining touch positions based on position-dependent electrical charges |
| US8183875B2 (en) * | 2008-11-26 | 2012-05-22 | 3M Innovative Properties Company | System and method for determining touch positions based on passively-induced position-dependent electrical charges |
| TWI409988B (en) * | 2009-10-01 | 2013-09-21 | Waltop Int Corp | Layout for antenna loops of the electromagnetic-induction system |
| US10019119B2 (en) | 2010-09-09 | 2018-07-10 | 3M Innovative Properties Company | Touch sensitive device with stylus support |
| US9389724B2 (en) | 2010-09-09 | 2016-07-12 | 3M Innovative Properties Company | Touch sensitive device with stylus support |
| US9823785B2 (en) | 2010-09-09 | 2017-11-21 | 3M Innovative Properties Company | Touch sensitive device with stylus support |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3342935A (en) * | 1964-01-20 | 1967-09-19 | American Mach & Foundry | Free stylus position locating system |
| DE2119124A1 (en) * | 1971-04-20 | 1972-11-09 | Dethloff, Jürgen, 2000 Hamburg | Manual input device for data processing systems and the like |
| GB1407248A (en) * | 1971-08-29 | 1975-09-24 | Fujitsu Ltd | System for read out of the coordinates of a matrix type display |
-
1975
- 1975-07-07 US US05/593,895 patent/US3999012A/en not_active Expired - Lifetime
-
1976
- 1976-06-16 IT IT24371/76A patent/IT1063338B/en active
- 1976-06-22 GB GB25782/76A patent/GB1498170A/en not_active Expired
- 1976-06-30 CA CA256,036A patent/CA1079831A/en not_active Expired
- 1976-07-02 JP JP51077959A patent/JPS5210031A/en active Granted
- 1976-07-03 DE DE2629973A patent/DE2629973C2/en not_active Expired
- 1976-07-05 AU AU15601/76A patent/AU497234B2/en not_active Expired
- 1976-07-06 BR BR4422/76A patent/BR7604422A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| BR7604422A (en) | 1978-01-31 |
| US3999012A (en) | 1976-12-21 |
| AU497234B2 (en) | 1978-12-07 |
| JPS5640389B2 (en) | 1981-09-19 |
| IT1063338B (en) | 1985-02-11 |
| DE2629973A1 (en) | 1977-01-20 |
| JPS5210031A (en) | 1977-01-26 |
| GB1498170A (en) | 1978-01-18 |
| DE2629973C2 (en) | 1983-01-05 |
| AU1560176A (en) | 1978-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1079831A (en) | Graphic entry tablet with improved addressing | |
| US4233522A (en) | Capacitive touch switch array | |
| EP0087193B1 (en) | Electrophoretic display device | |
| US3974332A (en) | Tablet for use in a coordinate digitizer | |
| US4114070A (en) | Display panel with simplified thin film interconnect system | |
| US4405917A (en) | Matrix screening and grounding arrangement and method | |
| EP0416176B1 (en) | Electro-optic slate for direct entry and display and/or storage of hand-entered textual and graphic information | |
| US4980856A (en) | IC memory cartridge and a method for providing external IC memory cartridges to an electronic device extending end-to-end | |
| US4518959A (en) | Electronic analog display device | |
| KR950003856A (en) | Electro-optical devices | |
| EP0610262A4 (en) | See-through digitizer with clear conductive grid. | |
| US3992579A (en) | Tablet system with digital activation | |
| US4736202A (en) | Electrostatic binary switching and memory devices | |
| GB1340867A (en) | Gas discharge display and memory panel | |
| JPH046997B2 (en) | ||
| US5789775A (en) | High density memory and double word ferroelectric memory cell for constructing the same | |
| US4626072A (en) | Matrix display and method of capacitance compensation via charge distribution | |
| US4258364A (en) | Display device having adjoining display elements, and a method of producing the display device | |
| US3355722A (en) | Compact semi-permanent information storage unit | |
| JPS5995642A (en) | Multikey type keyboard for inputting data into computer | |
| US3098996A (en) | Information storage arrangement | |
| EP0153178B1 (en) | An electric display apparatus | |
| US3665102A (en) | X-y coordinate locator | |
| US3215819A (en) | Memory system | |
| US3123706A (en) | french |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |